mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-06 09:54:49 +00:00
061efcfb3e
Passes prior to instructon selection are now split into separate configurable stages. Header dependencies are simplified. The bulk of this diff is simply removal of the silly DisableVerify flags. Sorry for the target header churn. Attempting to stabilize them. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149754 91177308-0d34-0410-b5e6-96231b3b80d8
111 lines
3.7 KiB
C++
111 lines
3.7 KiB
C++
//===-- PTXTargetMachine.h - Define TargetMachine for PTX -------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the PTX specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef PTX_TARGET_MACHINE_H
|
|
#define PTX_TARGET_MACHINE_H
|
|
|
|
#include "PTXISelLowering.h"
|
|
#include "PTXInstrInfo.h"
|
|
#include "PTXFrameLowering.h"
|
|
#include "PTXSelectionDAGInfo.h"
|
|
#include "PTXSubtarget.h"
|
|
#include "llvm/Target/TargetData.h"
|
|
#include "llvm/Target/TargetFrameLowering.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
class PTXTargetMachine : public LLVMTargetMachine {
|
|
private:
|
|
const TargetData DataLayout;
|
|
PTXSubtarget Subtarget; // has to be initialized before FrameLowering
|
|
PTXFrameLowering FrameLowering;
|
|
PTXInstrInfo InstrInfo;
|
|
PTXSelectionDAGInfo TSInfo;
|
|
PTXTargetLowering TLInfo;
|
|
|
|
public:
|
|
PTXTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL,
|
|
bool is64Bit);
|
|
|
|
virtual const TargetData *getTargetData() const { return &DataLayout; }
|
|
|
|
virtual const TargetFrameLowering *getFrameLowering() const {
|
|
return &FrameLowering;
|
|
}
|
|
|
|
virtual const PTXInstrInfo *getInstrInfo() const { return &InstrInfo; }
|
|
virtual const TargetRegisterInfo *getRegisterInfo() const {
|
|
return &InstrInfo.getRegisterInfo(); }
|
|
|
|
virtual const PTXTargetLowering *getTargetLowering() const {
|
|
return &TLInfo; }
|
|
|
|
virtual const PTXSelectionDAGInfo* getSelectionDAGInfo() const {
|
|
return &TSInfo;
|
|
}
|
|
|
|
virtual const PTXSubtarget *getSubtargetImpl() const { return &Subtarget; }
|
|
|
|
// We override this method to supply our own set of codegen passes.
|
|
virtual bool addPassesToEmitFile(PassManagerBase &,
|
|
formatted_raw_ostream &,
|
|
CodeGenFileType,
|
|
bool = true);
|
|
|
|
// Emission of machine code through JITCodeEmitter is not supported.
|
|
virtual bool addPassesToEmitMachineCode(PassManagerBase &,
|
|
JITCodeEmitter &,
|
|
bool = true) {
|
|
return true;
|
|
}
|
|
|
|
// Emission of machine code through MCJIT is not supported.
|
|
virtual bool addPassesToEmitMC(PassManagerBase &,
|
|
MCContext *&,
|
|
raw_ostream &,
|
|
bool = true) {
|
|
return true;
|
|
}
|
|
|
|
// Pass Pipeline Configuration
|
|
virtual TargetPassConfig *createPassConfig(PassManagerBase &PM);
|
|
}; // class PTXTargetMachine
|
|
|
|
|
|
class PTX32TargetMachine : public PTXTargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
|
|
PTX32TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
}; // class PTX32TargetMachine
|
|
|
|
class PTX64TargetMachine : public PTXTargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
|
|
PTX64TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
}; // class PTX32TargetMachine
|
|
|
|
} // namespace llvm
|
|
|
|
#endif // PTX_TARGET_MACHINE_H
|