6502/millfork
1
0
Fork 0
mirror of https://github.com/KarolS/millfork.git synced 2024-07-05 09:28:54 +00:00
Code Issues Projects Releases Wiki Activity

Z80: More optimizations

Browse Source
This commit is contained in:
Karol Stasiak 2018-08-08 13:45:26 +02:00
parent fc3ace20c4
commit 5c65af17d4
3 changed files with 133 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

103
src/main/scala/millfork/assembly/z80/opt/AlwaysGoodI80Optimizations.scala
View File

@ -30,6 +30,9 @@ object AlwaysGoodI80Optimizations {
def for6Registers(f: ZRegister.Value => AssemblyRuleSet) = MultipleAssemblyRules(
List(ZRegister.B, ZRegister.C, ZRegister.D, ZRegister.E, ZRegister.H, ZRegister.L).map(f))
def for6RegistersAndM(f: ZRegister.Value => AssemblyRuleSet) = MultipleAssemblyRules(
List(ZRegister.B, ZRegister.C, ZRegister.D, ZRegister.E, ZRegister.H, ZRegister.L, ZRegister.MEM_HL).map(f))
val UsingKnownValueFromAnotherRegister = new RuleBasedAssemblyOptimization("Using known value from another register",
needsFlowInfo = FlowInfoRequirement.ForwardFlow,
for7Registers(register =>
@ -557,6 +560,30 @@ object AlwaysGoodI80Optimizations {
List(ZLine.ldImm16(BC, ctx.get[Constant](0).-(1).quickSimplify))
},
for6RegistersAndM(reg =>
(Elidable & Is8BitLoadTo(A) & Has8BitImmediate(1) ) ~
(Elidable & HasOpcode(ADD) & opt.HasRegisterParam(reg) ) ~
(Elidable & Is8BitLoad(reg, A) & DoesntMatterWhatItDoesWithFlags & DoesntMatterWhatItDoesWith(A)) ~~> { _ =>
List(ZLine.register(INC, reg))
}
),
for6RegistersAndM(reg =>
(Elidable & Is8BitLoadTo(A) & Has8BitImmediate(2) ) ~
(Elidable & HasOpcode(ADD) & opt.HasRegisterParam(reg) ) ~
(Elidable & Is8BitLoad(reg, A) & DoesntMatterWhatItDoesWithFlags & DoesntMatterWhatItDoesWith(A)) ~~> { _ =>
List(ZLine.register(INC, reg), ZLine.register(INC, reg))
}
),
for6RegistersAndM(reg =>
(Elidable & Is8BitLoadTo(A) & Has8BitImmediate(3) ) ~
(Elidable & HasOpcode(ADD) & opt.HasRegisterParam(reg) ) ~
(Elidable & Is8BitLoad(reg, A) & DoesntMatterWhatItDoesWithFlags & DoesntMatterWhatItDoesWith(A)) ~~> { _ =>
List(ZLine.register(INC, reg), ZLine.register(INC, reg), ZLine.register(INC, reg))
}
),
)
val FreeHL = new RuleBasedAssemblyOptimization("Free HL",
@ -858,6 +885,82 @@ object AlwaysGoodI80Optimizations {
(Elidable & HasOpcode(RLC) & HasRegisterParam(ZRegister.A) & DoesntMatterWhatItDoesWithFlagsExceptCarry) ~~> {_ =>
List(ZLine.implied(RLCA))
},
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA) & DoesntMatterWhatItDoesWithFlags) ~~> { _ =>
List(
ZLine.implied(RLCA),
ZLine.implied(RLCA),
ZLine.implied(RLCA))
},
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA) & DoesntMatterWhatItDoesWithFlags) ~~> { _ =>
List(
ZLine.implied(RLCA),
ZLine.implied(RLCA))
},
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RRCA) & DoesntMatterWhatItDoesWithFlags) ~~> { _ =>
List(ZLine.implied(RLCA))
},
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA) & DoesntMatterWhatItDoesWithFlags) ~~> { _ =>
List(
ZLine.implied(RRCA),
ZLine.implied(RRCA),
ZLine.implied(RRCA))
},
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA) & DoesntMatterWhatItDoesWithFlags) ~~> { _ =>
List(
ZLine.implied(RRCA),
ZLine.implied(RRCA))
},
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA) & DoesntMatterWhatItDoesWithFlags) ~~> { _ =>
List(ZLine.implied(RRCA))
},
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RLCA) & DoesntMatterWhatItDoesWithFlags) ~~> { _ =>
List(ZLine.implied(RRCA))
},
(Elidable & HasOpcode(RLCA)) ~
(Elidable & HasOpcode(RRCA) & DoesntMatterWhatItDoesWithFlags) ~~> ( _ => Nil),
(Elidable & HasOpcode(RRCA)) ~
(Elidable & HasOpcode(RLCA) & DoesntMatterWhatItDoesWithFlags) ~~> ( _ => Nil),
)
val PointlessExdehl = new RuleBasedAssemblyOptimization("Pointless EX DE,HL",

28
src/main/scala/millfork/assembly/z80/opt/LaterI80Optimizations.scala
View File

@ -25,7 +25,33 @@ object LaterI80Optimizations {
},
)
val FreeHL = new RuleBasedAssemblyOptimization("Free HL (later)",
needsFlowInfo = FlowInfoRequirement.BackwardFlow,
(Elidable & Is8BitLoad(H, B)) ~
(Elidable & Is8BitLoad(L, C)) ~
(Elidable & Is8BitLoad(MEM_HL, A) & DoesntMatterWhatItDoesWith(B, C)) ~~> { _ =>
List(ZLine.ld8(MEM_BC, A))
},
(Elidable & Is8BitLoad(H, B)) ~
(Elidable & Is8BitLoad(L, C)) ~
(Elidable & Is8BitLoad(A, MEM_HL) & DoesntMatterWhatItDoesWith(B, C)) ~~> { _ =>
List(ZLine.ld8(A, MEM_BC))
},
(Elidable & Is8BitLoad(H, D)) ~
(Elidable & Is8BitLoad(L, E)) ~
(Elidable & Is8BitLoad(MEM_DE, A) & DoesntMatterWhatItDoesWith(D, E)) ~~> { _ =>
List(ZLine.ld8(MEM_DE, A))
},
(Elidable & Is8BitLoad(H, D)) ~
(Elidable & Is8BitLoad(L, E)) ~
(Elidable & Is8BitLoad(A, MEM_HL) & DoesntMatterWhatItDoesWith(D, E)) ~~> { _ =>
List(ZLine.ld8(A, MEM_DE))
},
)
val All: List[AssemblyOptimization[ZLine]] = List(
VariousSmallOptimizations
VariousSmallOptimizations,
FreeHL
)
}

6
src/main/scala/millfork/assembly/z80/opt/Z80OptimizationPresets.scala
View File

@ -18,7 +18,7 @@ object Z80OptimizationPresets {
EmptyMemoryStoreRemoval)
).flatten ++
List(WordVariableToRegisterOptimization, ByteVariableToRegisterOptimization, CompactStackFrame) ++
LaterIntel8080Optimizations.All
LaterIntel8080Optimizations.All ++ LaterI80Optimizations.All
).flatten
}
@ -32,7 +32,7 @@ object Z80OptimizationPresets {
)
).flatten ++
List(WordVariableToRegisterOptimization, ByteVariableToRegisterOptimization) ++
LaterIntel8080Optimizations.All
LaterIntel8080Optimizations.All ++ LaterI80Optimizations.All
).flatten
}
@ -45,7 +45,7 @@ object Z80OptimizationPresets {
EmptyMemoryStoreRemoval)
).flatten ++
List(WordVariableToRegisterOptimization, ByteVariableToRegisterOptimization) ++
LaterSharpOptimizations.All
LaterSharpOptimizations.All ++ LaterI80Optimizations.All
).flatten
}