Karol Stasiak
|
8fcf628c8f
|
Better tracking of the original source
|
2018-12-17 00:35:32 +01:00 |
|
Karol Stasiak
|
c28b71add5
|
6502: Stack-related things:
– software variable stack
– fixes for handling stack variables
|
2018-12-14 22:01:52 +01:00 |
|
Karol Stasiak
|
406d69c74a
|
Add original line numbers to generated assembly
|
2018-12-14 15:42:31 +01:00 |
|
Karol Stasiak
|
bf47473162
|
Allow setting the size of the zeropage register from the command line.
|
2018-08-06 19:15:41 +02:00 |
|
Karol Stasiak
|
fab1cafec3
|
Z80: Intel syntax support
|
2018-08-03 13:23:37 +02:00 |
|
Karol Stasiak
|
388ceb8b3a
|
6502: software BCD, increase default zpreg to 4
|
2018-08-03 13:06:23 +02:00 |
|
Karol Stasiak
|
e952d89849
|
Z80: Intel syntax for output.
|
2018-08-01 21:16:20 +02:00 |
|
Karol Stasiak
|
69f233e378
|
Z80: Interrupt handlers. Allow using IY as base pointer.
|
2018-08-01 12:50:05 +02:00 |
|
Karol Stasiak
|
f929e396df
|
Preliminary CP/M support
|
2018-07-31 01:02:55 +02:00 |
|
Karol Stasiak
|
e0bec29318
|
Minor documentation updates
|
2018-07-31 00:58:43 +02:00 |
|
Karol Stasiak
|
67f3034afb
|
Enable 8080 and LR35902 for users
|
2018-07-27 19:12:54 +02:00 |
|
Karol Stasiak
|
27de426a38
|
Documentation updates
|
2018-07-25 00:04:00 +02:00 |
|
Karol Stasiak
|
215d8d92b4
|
Preprocessor. Z80 improvements. Library improvements.
|
2018-07-12 19:39:25 +02:00 |
|
Karol Stasiak
|
2c8de8b6a5
|
Text encoding improvements
|
2018-07-07 00:58:44 +02:00 |
|
Karol Stasiak
|
351d2ac5f9
|
Documentation update
|
2018-07-03 23:28:05 +02:00 |
|
Karol Stasiak
|
24ae52e3cc
|
Really early and very incomplete ZX Spectrum support
|
2018-07-03 22:37:18 +02:00 |
|
Karol Stasiak
|
ed067d3a67
|
Splitting and tweaking documentation
|
2018-07-02 00:45:53 +02:00 |
|
Karol Stasiak
|
9512e8e7ae
|
Really early and very incomplete PC-88 support
|
2018-07-02 00:31:47 +02:00 |
|
Karol Stasiak
|
35caae6d8b
|
Unify syntax of command-line switches
|
2018-07-01 19:19:30 +02:00 |
|
Karol Stasiak
|
2500f842e9
|
Interprocedural optimization plus some minor fixes:
– fixed handling LDX/LDY/LDZ when inlining variables into registers
– fixed CLA/CLX/CLY instruction generation
– refactored optimization definitions
|
2018-06-25 21:29:04 +02:00 |
|
Karol Stasiak
|
278cbcec63
|
Fixed return dispatch returns on LUnix. Added non-relocated address constants.
|
2018-06-10 01:56:04 +02:00 |
|
Karol Stasiak
|
8931ced6fc
|
Preliminary LUnix support
|
2018-06-09 00:18:21 +02:00 |
|
Karol Stasiak
|
c71af26989
|
Documentation updates
|
2018-06-04 16:24:18 +02:00 |
|
Karol Stasiak
|
7eab7c439e
|
Preliminary Atari 2600 support
|
2018-04-03 23:13:57 +02:00 |
|
Karol Stasiak
|
3296d5a201
|
Documentation improvements
|
2018-04-03 00:21:26 +02:00 |
|
Karol Stasiak
|
76a30acf9a
|
Preliminary BBC Micro support
|
2018-04-02 23:40:40 +02:00 |
|
Karol Stasiak
|
1a0737e4c9
|
Rename documentation files
|
2018-03-28 19:31:10 +02:00 |
|