mirror of
https://github.com/mre/mos6502.git
synced 2024-11-25 02:33:26 +00:00
Add usage example
This commit is contained in:
Matthias Endler
parent
d5e9281969
commit
a6c30d0d48
11
Cargo.toml
11
Cargo.toml
@ -32,16 +32,19 @@ description = "A MOS 6502 Emulator"
|
|||||||
license = "BSD-3-Clause"
|
license = "BSD-3-Clause"
|
||||||
version = "0.0.1"
|
version = "0.0.1"
|
||||||
authors = ["The 6502-rs Developers"]
|
authors = ["The 6502-rs Developers"]
|
||||||
|
build = "build.rs"
|
||||||
|
|
||||||
[lib]
|
[lib]
|
||||||
# This will look in src/lib.rs
|
# This will look in src/lib.rs
|
||||||
name = "mos6502"
|
name = "mos6502"
|
||||||
|
|
||||||
[[bin]]
|
|
||||||
# This will look in src/bin/mos6502.rs
|
|
||||||
name = "mos6502"
|
|
||||||
|
|
||||||
[dependencies]
|
[dependencies]
|
||||||
bitflags = "0.9.1"
|
bitflags = "0.9.1"
|
||||||
log = "0.3.8"
|
log = "0.3.8"
|
||||||
num = "0.1"
|
num = "0.1"
|
||||||
|
|
||||||
|
[build-dependencies]
|
||||||
|
skeptic = "0.13"
|
||||||
|
|
||||||
|
[dev-dependencies]
|
||||||
|
skeptic = "0.13"
|
||||||
|
|||||||
110
README.md
110
README.md
@ -7,3 +7,113 @@ This started off as a fork of [6502-rs](https://github.com/amw-zero/6502-rs),
|
|||||||
which seems to be unmaintained at this point.
|
which seems to be unmaintained at this point.
|
||||||
|
|
||||||
It builds with the latest stable Rust.
|
It builds with the latest stable Rust.
|
||||||
|
|
||||||
|
## Usage example
|
||||||
|
|
||||||
|
```rust
|
||||||
|
extern crate mos6502;
|
||||||
|
|
||||||
|
use mos6502::cpu;
|
||||||
|
use mos6502::address::Address;
|
||||||
|
|
||||||
|
fn main() {
|
||||||
|
let mut cpu = cpu::CPU::new();
|
||||||
|
|
||||||
|
let zero_page_data = [
|
||||||
|
// ZeroPage data start
|
||||||
|
0x00,
|
||||||
|
0x02, // ADC ZeroPage target
|
||||||
|
0x00,
|
||||||
|
0x04, // ADC ZeroPageX target
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x10, // ADC IndexedIndirectX address
|
||||||
|
0x80, // ADC IndexedIndirectX address
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x08, // ADC IndirectIndexedY address
|
||||||
|
0x80, // ADC IndirectIndexedY address
|
||||||
|
];
|
||||||
|
|
||||||
|
let program = [
|
||||||
|
// Code start
|
||||||
|
0xA9, // LDA Immediate
|
||||||
|
0x01, // Immediate operand
|
||||||
|
0x69, // ADC Immediate
|
||||||
|
0x07, // Immediate operand
|
||||||
|
0x65, // ADC ZeroPage
|
||||||
|
0x01, // ZeroPage operand
|
||||||
|
0xA2, // LDX Immediate
|
||||||
|
0x01, // Immediate operand
|
||||||
|
0x75, // ADC ZeroPageX
|
||||||
|
0x02, // ZeroPageX operand
|
||||||
|
0x6D, // ADC Absolute
|
||||||
|
0x01, // Absolute operand
|
||||||
|
0x80, // Absolute operand
|
||||||
|
0xA2, // LDX immediate
|
||||||
|
0x08, // Immediate operand
|
||||||
|
0x7D, // ADC AbsoluteX
|
||||||
|
0x00, // AbsoluteX operand
|
||||||
|
0x80, // AbsoluteX operand
|
||||||
|
0xA0, // LDY immediate
|
||||||
|
0x04, // Immediate operand
|
||||||
|
0x79, // ADC AbsoluteY
|
||||||
|
0x00, // AbsoluteY operand
|
||||||
|
0x80, // AbsoluteY operand
|
||||||
|
0xA2, // LDX immediate
|
||||||
|
0x05, // Immediate operand
|
||||||
|
0x61, // ADC IndexedIndirectX
|
||||||
|
0x03, // IndexedIndirectX operand
|
||||||
|
0xA0, // LDY immediate
|
||||||
|
0x10, // Immediate operand
|
||||||
|
0x71, // ADC IndirectIndexedY
|
||||||
|
0x0F, // IndirectIndexedY operand
|
||||||
|
0xEA, // NOP :)
|
||||||
|
0xFF, // Something invalid -- the end!
|
||||||
|
];
|
||||||
|
|
||||||
|
let data: [u8; 25] = [
|
||||||
|
0x00,
|
||||||
|
0x09, // ADC Absolute target
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x40, // ADC AbsoluteY target
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x11, // ADC AbsoluteX target
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x12, // ADC IndexedIndirectX target
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x00,
|
||||||
|
0x06, // ADC IndirectIndexedY target
|
||||||
|
];
|
||||||
|
|
||||||
|
// "Load" a program
|
||||||
|
cpu.memory.set_bytes(Address(0x0000), &zero_page_data);
|
||||||
|
cpu.memory.set_bytes(Address(0x4000), &program);
|
||||||
|
cpu.memory.set_bytes(Address(0x8000), &data);
|
||||||
|
|
||||||
|
cpu.registers.program_counter = Address(0x4000);
|
||||||
|
|
||||||
|
cpu.run();
|
||||||
|
|
||||||
|
println!("{:?}", cpu);
|
||||||
|
}
|
||||||
|
```
|
||||||
|
|||||||
5
build.rs
Normal file
5
build.rs
Normal file
@ -0,0 +1,5 @@
|
|||||||
|
extern crate skeptic;
|
||||||
|
|
||||||
|
fn main() {
|
||||||
|
skeptic::generate_doc_tests(&["README.md"]);
|
||||||
|
}
|
||||||
140
src/bin/main.rs
140
src/bin/main.rs
@ -1,140 +0,0 @@
|
|||||||
// Copyright (C) 2014 The 6502-rs Developers
|
|
||||||
// All rights reserved.
|
|
||||||
//
|
|
||||||
// Redistribution and use in source and binary forms, with or without
|
|
||||||
// modification, are permitted provided that the following conditions
|
|
||||||
// are met:
|
|
||||||
// 1. Redistributions of source code must retain the above copyright
|
|
||||||
// notice, this list of conditions and the following disclaimer.
|
|
||||||
// 2. Redistributions in binary form must reproduce the above copyright
|
|
||||||
// notice, this list of conditions and the following disclaimer in the
|
|
||||||
// documentation and/or other materials provided with the distribution.
|
|
||||||
// 3. Neither the names of the copyright holders nor the names of any
|
|
||||||
// contributors may be used to endorse or promote products derived from this
|
|
||||||
// software without specific prior written permission.
|
|
||||||
//
|
|
||||||
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
||||||
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
||||||
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
||||||
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
||||||
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
||||||
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
||||||
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
||||||
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
||||||
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
||||||
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
||||||
// POSSIBILITY OF SUCH DAMAGE.
|
|
||||||
|
|
||||||
extern crate mos6502;
|
|
||||||
|
|
||||||
#[cfg(not(test))]
|
|
||||||
use mos6502::cpu;
|
|
||||||
|
|
||||||
#[cfg(not(test))]
|
|
||||||
use mos6502::address::Address;
|
|
||||||
|
|
||||||
#[cfg(not(test))]
|
|
||||||
fn main() {
|
|
||||||
let mut cpu = cpu::CPU::new();
|
|
||||||
|
|
||||||
// "Load" a program
|
|
||||||
|
|
||||||
// JAM: FIXME: What's the syntax for specifying the array element type,
|
|
||||||
// but not the length? (For a fixed-size array)
|
|
||||||
|
|
||||||
let zero_page_data: [u8; 17] = [
|
|
||||||
// ZeroPage data start
|
|
||||||
0x00,
|
|
||||||
0x02, // ADC ZeroPage target
|
|
||||||
0x00,
|
|
||||||
0x04, // ADC ZeroPageX target
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x10, // ADC IndexedIndirectX address
|
|
||||||
0x80, // ADC IndexedIndirectX address
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x08, // ADC IndirectIndexedY address
|
|
||||||
0x80, // ADC IndirectIndexedY address
|
|
||||||
];
|
|
||||||
|
|
||||||
let program: [u8; 33] = [
|
|
||||||
// Code start
|
|
||||||
0xA9, // LDA Immediate
|
|
||||||
0x01, // Immediate operand
|
|
||||||
0x69, // ADC Immediate
|
|
||||||
0x07, // Immediate operand
|
|
||||||
0x65, // ADC ZeroPage
|
|
||||||
0x01, // ZeroPage operand
|
|
||||||
0xA2, // LDX Immediate
|
|
||||||
0x01, // Immediate operand
|
|
||||||
0x75, // ADC ZeroPageX
|
|
||||||
0x02, // ZeroPageX operand
|
|
||||||
0x6D, // ADC Absolute
|
|
||||||
0x01, // Absolute operand
|
|
||||||
0x80, // Absolute operand
|
|
||||||
0xA2, // LDX immediate
|
|
||||||
0x08, // Immediate operand
|
|
||||||
0x7D, // ADC AbsoluteX
|
|
||||||
0x00, // AbsoluteX operand
|
|
||||||
0x80, // AbsoluteX operand
|
|
||||||
0xA0, // LDY immediate
|
|
||||||
0x04, // Immediate operand
|
|
||||||
0x79, // ADC AbsoluteY
|
|
||||||
0x00, // AbsoluteY operand
|
|
||||||
0x80, // AbsoluteY operand
|
|
||||||
0xA2, // LDX immediate
|
|
||||||
0x05, // Immediate operand
|
|
||||||
0x61, // ADC IndexedIndirectX
|
|
||||||
0x03, // IndexedIndirectX operand
|
|
||||||
0xA0, // LDY immediate
|
|
||||||
0x10, // Immediate operand
|
|
||||||
0x71, // ADC IndirectIndexedY
|
|
||||||
0x0F, // IndirectIndexedY operand
|
|
||||||
0xEA, // NOP :)
|
|
||||||
0xFF, // Something invalid -- the end!
|
|
||||||
];
|
|
||||||
|
|
||||||
let data: [u8; 25] = [
|
|
||||||
0x00,
|
|
||||||
0x09, // ADC Absolute target
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x40, // ADC AbsoluteY target
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x11, // ADC AbsoluteX target
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x12, // ADC IndexedIndirectX target
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x00,
|
|
||||||
0x06, // ADC IndirectIndexedY target
|
|
||||||
];
|
|
||||||
|
|
||||||
cpu.memory.set_bytes(Address(0x0000), &zero_page_data);
|
|
||||||
cpu.memory.set_bytes(Address(0x4000), &program);
|
|
||||||
cpu.memory.set_bytes(Address(0x8000), &data);
|
|
||||||
|
|
||||||
cpu.registers.program_counter = Address(0x4000);
|
|
||||||
|
|
||||||
cpu.run();
|
|
||||||
|
|
||||||
println!("{:?}", cpu);
|
|
||||||
}
|
|
||||||
1
tests/skeptic.rs
Normal file
1
tests/skeptic.rs
Normal file
@ -0,0 +1 @@
|
|||||||
|
include!(concat!(env!("OUT_DIR"), "/skeptic-tests.rs"));
|
||||||
Loading…
Reference in New Issue
Block a user