6502/ossc
1
0
Fork 0
mirror of https://github.com/marqs85/ossc.git synced 2025-04-19 00:40:37 +00:00
Code Issues Projects Releases Wiki Activity

pcm1862: support PCM1864/1865 as potential alternatives

Browse Source
This commit is contained in:
marqs 2021-07-31 18:10:53 +03:00
parent 8b7258fa9e
commit dfedb850a3
2 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
software/sys_controller/pcm1862/pcm1862.c
View File

@ -44,8 +44,8 @@ inline void pcm1862_writereg(alt_u8 regaddr, alt_u8 data)
void pcm_source_sel(pcm_input_t input) {
alt_u8 adc_ch = 1<<input;
pcm1862_writereg(PCM1862_ADC1L, adc_ch);
pcm1862_writereg(PCM1862_ADC1R, adc_ch);
pcm1862_writereg(PCM1862_ADC1L, (1<<6)|adc_ch);
pcm1862_writereg(PCM1862_ADC1R, (1<<6)|adc_ch);
}
void pcm_set_gain(alt_8 db_gain) {
@ -60,6 +60,8 @@ int pcm1862_init()
if (pcm1862_readreg(0x05) != 0x86)
return 0;
pcm1862_writereg(PCM1862_PWR_CTRL, 0x75);
//pcm1862_writereg(0x00, 0xff);
pcm1862_writereg(PCM1862_CLKCONFIG, 0x90);
@ -67,7 +69,9 @@ int pcm1862_init()
pcm1862_writereg(PCM1862_DSP2_CLKDIV, 0x00);
pcm1862_writereg(PCM1862_ADC_CLKDIV, 0x03);
pcm1862_writereg(PCM1862_PLLCONFIG, 0x00);
pcm1862_writereg(PCM1862_DSP_CTRL, 0x30);
pcm1862_writereg(PCM1862_DSP_CTRL, 0xB0);
pcm1862_writereg(PCM1862_PWR_CTRL, 0x70);
return 1;
}

1
software/sys_controller/pcm1862/pcm1862_regs.h
View File

@ -53,6 +53,7 @@
#define PCM1862_PLLCONFIG 0x28
#define PCM1862_PWR_CTRL 0x70
#define PCM1862_DSP_CTRL 0x71
#endif /* PCM1862_REGS_H_ */