mirror of https://github.com/marqs85/ossc.git
27 lines
988 B
Verilog
27 lines
988 B
Verilog
//
|
|
// Copyright (C) 2017 Markus Hiienkari <mhiienka@niksula.hut.fi>
|
|
//
|
|
// This file is part of Open Source Scan Converter project.
|
|
//
|
|
// This program is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
//
|
|
|
|
`define LT_POS_NONE 2'b00
|
|
`define LT_POS_TOPLEFT 2'b01
|
|
`define LT_POS_CENTER 2'b10
|
|
`define LT_POS_BOTTOMRIGHT 2'b11
|
|
|
|
`define LT_WIDTH_DIV 4'h8
|
|
`define LT_HEIGHT_DIV 4'h8
|