ossc/ip/i2c_opencores/timescale.v

3 lines
23 B
Verilog