6502/py65
1
0
Fork 0
mirror of https://github.com/mnaberez/py65.git synced 2025-02-11 06:30:39 +00:00
Code Issues Projects Releases Wiki Activity

Convert comment to docstring

Browse Source
This commit is contained in:
Mike Naberezny 2012-02-22 18:46:34 -08:00
parent 73929d1be0
commit e9a746128d
1 changed files with 11 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
src/py65/devices/mpu65org16.py
View File

@ -1,16 +1,17 @@
from py65.devices import mpu6502
from py65.devices import mpu6502
from py65.utils.devices import make_instruction_decorator
# The 65Org16 is a derivative of the 6502 architecture
# - with 32-bit address space (by using 16-bit bytes)
# - with no specific support for 8-bit bytes
# - with BCD mode not supported
# - and otherwise all opcodes and addressing modes are like the NMOS 6502
# - sign bit is bit 15, overflow bit is bit 14
#
# One implementation can be found here: https://github.com/BigEd/verilog-6502/wiki
class MPU(mpu6502.MPU):
"""
The 65Org16 is a derivative of the 6502 architecture
- with 32-bit address space (by using 16-bit bytes)
- with no specific support for 8-bit bytes
- with BCD mode not supported
- and otherwise all opcodes and addressing modes are like the NMOS 6502
- sign bit is bit 15, overflow bit is bit 14
One implementation can be found here: https://github.com/BigEd/verilog-6502/wiki
"""
def __init__(self, byteWidth=16, addrWidth=32, addrFmt="%08x", byteFmt="%04x", *args, **kwargs):
mpu6502.MPU.__init__(self, byteWidth=byteWidth, addrWidth=addrWidth, addrFmt=addrFmt, byteFmt=byteFmt, *args, **kwargs)