2017-01-16 18:35:28 +00:00
|
|
|
#include <stdio.h>
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <stdlib.h>
|
|
|
|
#include <stdbool.h>
|
|
|
|
|
|
|
|
#include <assert.h>
|
|
|
|
#include <string.h>
|
|
|
|
|
|
|
|
#include "bus.h"
|
2017-01-17 13:29:20 +00:00
|
|
|
#include "instruction.h"
|
|
|
|
#include "rk65c02.h"
|
2017-01-16 18:35:28 +00:00
|
|
|
|
2017-01-18 16:18:19 +00:00
|
|
|
rk65c02emu_t
|
|
|
|
rk65c02_init(bus_t *b)
|
|
|
|
{
|
|
|
|
rk65c02emu_t e;
|
|
|
|
|
|
|
|
e.bus = b;
|
|
|
|
e.state = STOPPED;
|
|
|
|
|
|
|
|
return e;
|
|
|
|
}
|
2017-01-16 18:35:28 +00:00
|
|
|
|
|
|
|
void
|
2017-01-18 16:18:19 +00:00
|
|
|
rk65c02_start(rk65c02emu_t *e) {
|
2017-01-16 18:35:28 +00:00
|
|
|
instruction_t i;
|
2017-01-18 16:18:19 +00:00
|
|
|
instrdef_t id;
|
2017-01-16 18:35:28 +00:00
|
|
|
|
2017-01-18 16:18:19 +00:00
|
|
|
e->state = RUNNING;
|
|
|
|
while (e->state == RUNNING) {
|
2017-01-22 12:07:21 +00:00
|
|
|
/* XXX: handle breakpoints and watch points */
|
|
|
|
|
|
|
|
/* if disassembly-when-running enabled */
|
2017-01-18 16:18:19 +00:00
|
|
|
disassemble(e->bus, e->regs.PC);
|
2017-01-22 12:07:21 +00:00
|
|
|
|
2017-01-18 16:18:19 +00:00
|
|
|
i = instruction_fetch(e->bus, e->regs.PC);
|
|
|
|
id = instruction_decode(i.opcode);
|
|
|
|
|
2017-01-22 10:07:19 +00:00
|
|
|
if (id.emul != NULL) {
|
|
|
|
id.emul(e, &id, &i);
|
|
|
|
/* if (!instruction_modify_pc) */
|
|
|
|
program_counter_increment(e, &id);
|
|
|
|
} else {
|
2017-01-21 08:13:43 +00:00
|
|
|
printf("unimplemented opcode %X @ %X\n", i.opcode,
|
|
|
|
e->regs.PC);
|
2017-01-20 22:18:00 +00:00
|
|
|
e->state = STOPPED;
|
|
|
|
}
|
2017-01-16 18:35:28 +00:00
|
|
|
}
|
|
|
|
}
|
2017-01-16 22:54:24 +00:00
|
|
|
/*
|
2017-01-16 18:35:28 +00:00
|
|
|
int
|
|
|
|
main(void)
|
|
|
|
{
|
|
|
|
bus_t b;
|
|
|
|
|
|
|
|
b = bus_init();
|
|
|
|
|
|
|
|
bus_write_1(&b, 0, OP_INX);
|
|
|
|
bus_write_1(&b, 1, OP_NOP);
|
|
|
|
bus_write_1(&b, 2, OP_LDY_IMM);
|
|
|
|
bus_write_1(&b, 3, 0x1);
|
|
|
|
bus_write_1(&b, 4, OP_TSB_ZP);
|
|
|
|
bus_write_1(&b, 5, 0x3);
|
|
|
|
bus_write_1(&b, 6, OP_JSR);
|
|
|
|
bus_write_1(&b, 7, 0x09);
|
|
|
|
bus_write_1(&b, 8, 0x0);
|
|
|
|
bus_write_1(&b, 9, OP_STP);
|
|
|
|
|
|
|
|
rk6502_start(&b, 0);
|
|
|
|
|
|
|
|
bus_finish(&b);
|
|
|
|
}
|
2017-01-16 22:54:24 +00:00
|
|
|
*/
|