

SILICON GATE MOS 2500 SERIES

DESCRIPTION

These Signetics 2500 Series 1024-bit multiplexed dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Due to on-chip multiplexing, the data rate is twice the clock rate.

FEATURES

- 10 MHz TYPICAL DATA RATE
- THREE CONFIGURATIONS—QUAD 256, DUAL 512, SINGLE 1024
- LOW POWER DISSIPATION: 40 μ W/BIT AT 1 MHz DATA RATE
- TTL, DTL COMPATIBLE
- STANDARD PACKAGES
- SIGNETICS P-MOS SILICON GATE PROCESS AND SILICONE PACKAGING TECHNOLOGIES

APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES
LOW COST BUFFER MEMORIES
CRT REFRESH MEMORIES
DELAY LINE MEMORY REPLACEMENT

PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (10 MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to metal gate technologies.

The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.





SILICONE PACKAGING

Low cost silicone DIP packaging is implemented, and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process, the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

BIPOLAR COMPATIBILITY

The data inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

PIN CONFIGURATIONS (Top View)



PART IDENTIFICATION TABLE

TYPE	FUNCTION	PACKAGE
2502B	Quad 256-bit	16-Pin Silicone DIP
2502I	Quad 256-bit	16-Pin Ceramic DIP
2503TA	Dual 512-bit	TO-99
2503V	Dual 512-bit	8-Pin DIP
2504TA	Single 1024-bit	TO-99
2504V	Single 1024-bit	8-Pin DIP

NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W (TA and V package) or 125°C/W (B package).
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserving the right to make design and process changes and improvements.
- Typical values at +25°C and nominal supply voltages.
- Guaranteed input levels are stated for worst case conditions including a ±5% variation in V_{CC} and a temperature variation of 0°C to +70°C. Actual input requirements with respect to V_{CC} are V_{IH} = V_{CC} - 1.85V and V_{IL} = V_{CC} - 4.15V.
- When cascading use 140nc minimum pulse width to allow data set-up time for driver register.

MAXIMUM SIGNETICS GUARANTEED RATINGS⁽¹⁾

Operating Ambient Temperature ⁽²⁾	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation ⁽²⁾ at T _A = 70°C	
TA and V Package	535mW
B Package	640mW
Data and Clock Input Voltages and Supply Voltages with respect to V _{CC} (3)	+0.3V to -20V

DC CHARACTERISTICS

T_A = 0°C to +70°C; V_{DD} = -5V ±5%; V_{CC} = +5V (8) unless otherwise noted. (See Notes 4,5,6,7).

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
I _{LI}	Input Load Current		10	500	nA	V _{IN} = V _{CC} to V _{DD} , T _A = 25°C
I _{LO}	Output Leakage Current		10	1000	nA	V _{φ1} = V _{φ2} = -10V V _{OUT} = 0.0V, T _A = 25°C
I _{LC}	Clock Leakage Current		10	1000	nA	V _{ILC} = -10V, T _A = 25°C
I _{DD}	Power Supply Current		15	25	mA	Outputs at logic "0", 4 MHz data rate, φ ₁ = φ ₂ = 85ns continuous operation, V _{ILC} = -12V T _A = 25°C
V _{IL}	Input "Low" Voltage			+0.6	V	See Note 8
V _{IH}	Input "High" Voltage	+3.4		5.3	V	See Note 8
V _{IHC}	Clock Input "High" Voltage	4.0		5.3	V	
V _{ILC}	Clock Input "Low" Voltage	-10		-12	V	

AC CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{DD} = -5\text{V} \pm 5\%$; $V_{CC} = +5\text{V}$ (8); $V_{ILC} = -11\text{V}$, (See notes 4, 5, 6, 7).

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Rep Rate	0.0005		4	MHz	See note 9
Frequency	Data Rep Rate	0.001		8	MHz	
ϕ pw	Clock Pulse Width (ϕ)	85			ns	
ϕ d	Clock Pulse Delay	10			ns	
t_r, t_f	Clock Pulse Transition	10	1000		ns	
t_w	Data Write Time (Setup)	50			ns	
t_{DO}	Data in Overlap	10			ns	
t_{a+}	Data Out			90	ns	
C_{IN}	Input Capacitance	2.5		5	pF	
C_{OUT}	Output Capacitance	2.5		5	pF	
C_ϕ	Clock Capacitance	130		150	pF	@ 1 MHz 25 mV p-p
V_{OL}	Output "Low" Voltage		-0.3		V	@ 1 MHz 25 mV p-p
V_{OH1}	Output "High" Voltage Driving MOS	3.6	4.0		V	$R_L = 3k$, depends on R_L and TTL Gate
V_{OH2}	Output "High" Voltage Driving TTL	3.0	3.5		V	$R_L = 3k$

MULTIPLEXED 4-BIT MOS SHIFT REGISTER




Figure 1


Figure 1 is a simplified illustration of the timing of a 4-bit multiplexed register showing input output relationships with respect to the clock. If data enters the register at $\phi 1$ time, it exits at $\phi 1$ time, (beginning on $\phi 1$'s negative going edge and ending on the succeeding $\phi 2$'s negative going edge).

CONDITIONS OF TEST


Input rise and fall times: 10nsec. Output load is 1 TTL gate.

APPLICATIONS INFORMATION


TIMING DIAGRAM




DTL/TTL/MOS INTERFACES




**POWER DISSIPATION/BIT
VERSUS SUPPLY VOLTAGE**




**POWER DISSIPATION/BIT
VERSUS CLOCK AMPLITUDE**




**POWER DISSIPATION/BIT
VERSUS TEMPERATURE**




**MAXIMUM ALLOWABLE POWER DISSIPATION
VERSUS AMBIENT TEMPERATURE**



**CLOCK AMPLITUDE V_{ϕ}
VERSUS MAXIMUM DATA RATE**




**MINIMUM OPERATING DATA RATE
VERSUS TEMPERATURE**




NOTE: Conditions for T typical Curves: $V_{CC} = +5V, V_{DD} = -5V, \phi_{1PW}$ and $\phi_{2PW} = 85ns, V_{\phi} = -11V, T_A = 25^{\circ}C, f_{DATA} = 10MHz$ unless otherwise noted.

APPLICATIONS (Cont'd)



CIRCUIT SCHEMATIC



NOTES:

1. N = 1024 on 2504
2. N = 512 on 2503 schematic for second register same as above.
3. N = 256 on 2502 schematic for second, third and fourth registers same as above.