188 lines
11 KiB
VHDL
188 lines
11 KiB
VHDL
-- VHDL netlist generated by SCUBA Diamond (64-bit) 3.10.2.115
|
|
-- Module Version: 5.4
|
|
--C:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n CharacterRom -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type bram -wp 00 -rp 1100 -addr_width 9 -data_width 5 -num_rows 512 -cascade -1 -memfile c:/dev/apple1display/docs/lut_2513.mem -memformat bin
|
|
|
|
-- Mon Aug 05 13:43:51 2019
|
|
|
|
library IEEE;
|
|
use IEEE.std_logic_1164.all;
|
|
-- synopsys translate_off
|
|
library MACHXO2;
|
|
use MACHXO2.components.all;
|
|
-- synopsys translate_on
|
|
|
|
entity CharacterRom is
|
|
port (
|
|
Address: in std_logic_vector(8 downto 0);
|
|
OutClock: in std_logic;
|
|
OutClockEn: in std_logic;
|
|
Reset: in std_logic;
|
|
Q: out std_logic_vector(4 downto 0));
|
|
end CharacterRom;
|
|
|
|
architecture Structure of CharacterRom is
|
|
|
|
-- internal signal declarations
|
|
signal scuba_vhi: std_logic;
|
|
signal scuba_vlo: std_logic;
|
|
|
|
-- local component declarations
|
|
component VHI
|
|
port (Z: out std_logic);
|
|
end component;
|
|
component VLO
|
|
port (Z: out std_logic);
|
|
end component;
|
|
component DP8KC
|
|
generic (INIT_DATA : in String; INITVAL_1F : in String;
|
|
INITVAL_1E : in String; INITVAL_1D : in String;
|
|
INITVAL_1C : in String; INITVAL_1B : in String;
|
|
INITVAL_1A : in String; INITVAL_19 : in String;
|
|
INITVAL_18 : in String; INITVAL_17 : in String;
|
|
INITVAL_16 : in String; INITVAL_15 : in String;
|
|
INITVAL_14 : in String; INITVAL_13 : in String;
|
|
INITVAL_12 : in String; INITVAL_11 : in String;
|
|
INITVAL_10 : in String; INITVAL_0F : in String;
|
|
INITVAL_0E : in String; INITVAL_0D : in String;
|
|
INITVAL_0C : in String; INITVAL_0B : in String;
|
|
INITVAL_0A : in String; INITVAL_09 : in String;
|
|
INITVAL_08 : in String; INITVAL_07 : in String;
|
|
INITVAL_06 : in String; INITVAL_05 : in String;
|
|
INITVAL_04 : in String; INITVAL_03 : in String;
|
|
INITVAL_02 : in String; INITVAL_01 : in String;
|
|
INITVAL_00 : in String; ASYNC_RESET_RELEASE : in String;
|
|
RESETMODE : in String; GSR : in String;
|
|
WRITEMODE_B : in String; WRITEMODE_A : in String;
|
|
CSDECODE_B : in String; CSDECODE_A : in String;
|
|
REGMODE_B : in String; REGMODE_A : in String;
|
|
DATA_WIDTH_B : in Integer; DATA_WIDTH_A : in Integer);
|
|
port (DIA8: in std_logic; DIA7: in std_logic;
|
|
DIA6: in std_logic; DIA5: in std_logic;
|
|
DIA4: in std_logic; DIA3: in std_logic;
|
|
DIA2: in std_logic; DIA1: in std_logic;
|
|
DIA0: in std_logic; ADA12: in std_logic;
|
|
ADA11: in std_logic; ADA10: in std_logic;
|
|
ADA9: in std_logic; ADA8: in std_logic;
|
|
ADA7: in std_logic; ADA6: in std_logic;
|
|
ADA5: in std_logic; ADA4: in std_logic;
|
|
ADA3: in std_logic; ADA2: in std_logic;
|
|
ADA1: in std_logic; ADA0: in std_logic; CEA: in std_logic;
|
|
OCEA: in std_logic; CLKA: in std_logic; WEA: in std_logic;
|
|
CSA2: in std_logic; CSA1: in std_logic;
|
|
CSA0: in std_logic; RSTA: in std_logic;
|
|
DIB8: in std_logic; DIB7: in std_logic;
|
|
DIB6: in std_logic; DIB5: in std_logic;
|
|
DIB4: in std_logic; DIB3: in std_logic;
|
|
DIB2: in std_logic; DIB1: in std_logic;
|
|
DIB0: in std_logic; ADB12: in std_logic;
|
|
ADB11: in std_logic; ADB10: in std_logic;
|
|
ADB9: in std_logic; ADB8: in std_logic;
|
|
ADB7: in std_logic; ADB6: in std_logic;
|
|
ADB5: in std_logic; ADB4: in std_logic;
|
|
ADB3: in std_logic; ADB2: in std_logic;
|
|
ADB1: in std_logic; ADB0: in std_logic; CEB: in std_logic;
|
|
OCEB: in std_logic; CLKB: in std_logic; WEB: in std_logic;
|
|
CSB2: in std_logic; CSB1: in std_logic;
|
|
CSB0: in std_logic; RSTB: in std_logic;
|
|
DOA8: out std_logic; DOA7: out std_logic;
|
|
DOA6: out std_logic; DOA5: out std_logic;
|
|
DOA4: out std_logic; DOA3: out std_logic;
|
|
DOA2: out std_logic; DOA1: out std_logic;
|
|
DOA0: out std_logic; DOB8: out std_logic;
|
|
DOB7: out std_logic; DOB6: out std_logic;
|
|
DOB5: out std_logic; DOB4: out std_logic;
|
|
DOB3: out std_logic; DOB2: out std_logic;
|
|
DOB1: out std_logic; DOB0: out std_logic);
|
|
end component;
|
|
attribute MEM_LPC_FILE : string;
|
|
attribute MEM_INIT_FILE : string;
|
|
attribute MEM_LPC_FILE of CharacterRom_0_0_0 : label is "CharacterRom.lpc";
|
|
attribute MEM_INIT_FILE of CharacterRom_0_0_0 : label is "lut_2513.mem";
|
|
attribute NGD_DRC_MASK : integer;
|
|
attribute NGD_DRC_MASK of Structure : architecture is 1;
|
|
|
|
begin
|
|
-- component instantiation statements
|
|
scuba_vhi_inst: VHI
|
|
port map (Z=>scuba_vhi);
|
|
|
|
scuba_vlo_inst: VLO
|
|
port map (Z=>scuba_vlo);
|
|
|
|
CharacterRom_0_0_0: DP8KC
|
|
generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC",
|
|
INITVAL_1F=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_1E=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_1D=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_1C=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_1B=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_1A=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_19=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_18=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_17=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_16=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_15=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_14=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_13=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_12=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_11=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_10=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
|
|
INITVAL_0F=> "0x00800008040041101C00010040040100404010000000003E0003E000000000404010100100400400",
|
|
INITVAL_0E=> "0x0100400800008000000000000008000080000000038020020F0221101C0001C110220E0221101C00",
|
|
INITVAL_0D=> "0x01008010040040103E0001C110221E0200800E0001C110020103C1003E000040203E120140600400",
|
|
INITVAL_0C=> "0x01C11002060040103E0003E10010060021101C0001C04008040080C0080001C11032150261101C00",
|
|
INITVAL_0B=> "0x0001001004004010000000800000000000000000000000001F000000000001004008000000000000",
|
|
INITVAL_0A=> "0x000040081F00804000000081501C0401C15008000080200201002020080000808020100200800800",
|
|
INITVAL_09=> "0x0000000000008040080001A1202A080281401000006130100400419030000081E00A0E0280F00800",
|
|
INITVAL_08=> "0x0140A03E0A03E0A0140000000000000140A014000080000804008040080000000000000000000000",
|
|
INITVAL_07=> "0x03E00000000000000000000000220A008000000003E03006030060303E0000001004040101000000",
|
|
INITVAL_06=> "0x03E18030180301803E0003E10010040040103E000080400804014110220002211014040141102200",
|
|
INITVAL_05=> "0x0221B02A1502211022000080A02211022110220001C1102211022110220000804008040080403E00",
|
|
INITVAL_04=> "0x01C110020E0201101C00022120281E0221103C0001A1202A110221101C00020100201E0221103C00",
|
|
INITVAL_03=> "0x01C11022110221101C0002211026150321102200022110221502A1B0220003E10020100201002000",
|
|
INITVAL_02=> "0x0221202818028120220001C1100201002010020001C04008040080401C00022110221F0221102200",
|
|
INITVAL_01=> "0x01E11026100201001E00020100201E0201003E0003E100201E0201003E0003C11022110221103C00",
|
|
INITVAL_00=> "0x01C11020100201101C0003C110221E0221103C000221103E110220A0080001E1002C1702A1101C00",
|
|
CSDECODE_B=> "0b000", CSDECODE_A=> "0b000", WRITEMODE_B=> "NORMAL",
|
|
WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC",
|
|
REGMODE_B=> "NOREG", REGMODE_A=> "NOREG", DATA_WIDTH_B=> 9,
|
|
DATA_WIDTH_A=> 9)
|
|
port map (DIA8=>scuba_vlo, DIA7=>scuba_vlo, DIA6=>scuba_vlo,
|
|
DIA5=>scuba_vlo, DIA4=>scuba_vlo, DIA3=>scuba_vlo,
|
|
DIA2=>scuba_vlo, DIA1=>scuba_vlo, DIA0=>scuba_vlo,
|
|
ADA12=>scuba_vlo, ADA11=>Address(8), ADA10=>Address(7),
|
|
ADA9=>Address(6), ADA8=>Address(5), ADA7=>Address(4),
|
|
ADA6=>Address(3), ADA5=>Address(2), ADA4=>Address(1),
|
|
ADA3=>Address(0), ADA2=>scuba_vlo, ADA1=>scuba_vlo,
|
|
ADA0=>scuba_vlo, CEA=>OutClockEn, OCEA=>OutClockEn,
|
|
CLKA=>OutClock, WEA=>scuba_vlo, CSA2=>scuba_vlo,
|
|
CSA1=>scuba_vlo, CSA0=>scuba_vlo, RSTA=>Reset,
|
|
DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo,
|
|
DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo,
|
|
DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo,
|
|
ADB12=>scuba_vhi, ADB11=>scuba_vlo, ADB10=>scuba_vlo,
|
|
ADB9=>scuba_vlo, ADB8=>scuba_vlo, ADB7=>scuba_vlo,
|
|
ADB6=>scuba_vlo, ADB5=>scuba_vlo, ADB4=>scuba_vlo,
|
|
ADB3=>scuba_vlo, ADB2=>scuba_vlo, ADB1=>scuba_vlo,
|
|
ADB0=>scuba_vlo, CEB=>OutClockEn, OCEB=>OutClockEn,
|
|
CLKB=>OutClock, WEB=>scuba_vlo, CSB2=>scuba_vlo,
|
|
CSB1=>scuba_vlo, CSB0=>scuba_vlo, RSTB=>Reset, DOA8=>open,
|
|
DOA7=>open, DOA6=>open, DOA5=>open, DOA4=>Q(4), DOA3=>Q(3),
|
|
DOA2=>Q(2), DOA1=>Q(1), DOA0=>Q(0), DOB8=>open, DOB7=>open,
|
|
DOB6=>open, DOB5=>open, DOB4=>open, DOB3=>open, DOB2=>open,
|
|
DOB1=>open, DOB0=>open);
|
|
|
|
end Structure;
|
|
|
|
-- synopsys translate_off
|
|
library MACHXO2;
|
|
configuration Structure_CON of CharacterRom is
|
|
for Structure
|
|
for all:VHI use entity MACHXO2.VHI(V); end for;
|
|
for all:VLO use entity MACHXO2.VLO(V); end for;
|
|
for all:DP8KC use entity MACHXO2.DP8KC(V); end for;
|
|
end for;
|
|
end Structure_CON;
|
|
|
|
-- synopsys translate_on
|