mirror of
https://github.com/nippur72/Apple1_MiST.git
synced 2025-02-28 18:29:27 +00:00
remove old code
This commit is contained in:
parent
7d52fa05ea
commit
2c21893f52
@ -550,35 +550,6 @@ user_io (
|
|||||||
// SDRAM control signals
|
// SDRAM control signals
|
||||||
assign SDRAM_CKE = 1'b1;
|
assign SDRAM_CKE = 1'b1;
|
||||||
|
|
||||||
/*
|
|
||||||
wire [24:0] sdram_addr;
|
|
||||||
wire [7:0] sdram_din;
|
|
||||||
wire sdram_wr;
|
|
||||||
wire sdram_rd;
|
|
||||||
wire [7:0] sdram_dout;
|
|
||||||
|
|
||||||
always @(*) begin
|
|
||||||
if(is_downloading && download_wr) begin
|
|
||||||
sdram_addr <= download_addr;
|
|
||||||
sdram_din <= download_data;
|
|
||||||
sdram_wr <= download_wr;
|
|
||||||
sdram_rd <= 1'b1;
|
|
||||||
end
|
|
||||||
else if(eraser_busy) begin
|
|
||||||
sdram_addr <= eraser_addr;
|
|
||||||
sdram_din <= eraser_data;
|
|
||||||
sdram_wr <= eraser_wr;
|
|
||||||
sdram_rd <= 1'b1;
|
|
||||||
end
|
|
||||||
else begin
|
|
||||||
sdram_addr <= { 9'd0, cpu_addr[15:0] };
|
|
||||||
sdram_din <= cpu_dout;
|
|
||||||
sdram_wr <= cpu_wr;
|
|
||||||
sdram_rd <= cpu_rd;
|
|
||||||
end
|
|
||||||
end
|
|
||||||
*/
|
|
||||||
|
|
||||||
sdram sdram (
|
sdram sdram (
|
||||||
// interface to the MT48LC16M16 chip
|
// interface to the MT48LC16M16 chip
|
||||||
.sd_data ( SDRAM_DQ ),
|
.sd_data ( SDRAM_DQ ),
|
||||||
|
Loading…
x
Reference in New Issue
Block a user