rename "vga" into "display"

This commit is contained in:
nino-porcino 2021-12-31 15:19:22 +01:00
parent 6c5be482f7
commit 6edb71037a
4 changed files with 5 additions and 5 deletions

View File

@ -154,6 +154,7 @@ set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl"
# end ENTITY(apple1_mist)
# -----------------------
set_global_assignment -name VERILOG_FILE rtl/display.v
set_global_assignment -name VERILOG_FILE rtl/sdram.v
set_global_assignment -name VERILOG_FILE "rtl/mist-modules/user_io.v"
set_global_assignment -name VERILOG_FILE "rtl/mist-modules/sd_card.v"
@ -179,7 +180,6 @@ set_global_assignment -name VERILOG_FILE rtl/rom_basic.v
set_global_assignment -name VERILOG_FILE rtl/rom_wozmon.v
set_global_assignment -name VERILOG_FILE rtl/vram.v
set_global_assignment -name VERILOG_FILE rtl/ps2keyboard.v
set_global_assignment -name VERILOG_FILE rtl/vga.v
set_global_assignment -name VERILOG_FILE rtl/async_tx_rx.v
set_global_assignment -name VERILOG_FILE rtl/font_rom.v
set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_mixer.sv

View File

@ -124,7 +124,7 @@ assign ram_wr = we & ram_cs;
.dout(ps2_dout)
);
vga vga(
display display(
.clk14(clk14),
.enable(display_cs & cpu_clken),
.rst(rst),

View File

@ -4,8 +4,8 @@
//
//
// TODO make it work with SDRAM
// TODO load binary files into memory
// TODO make it work with SDRAM
// TODO use 7 MHz clock in display
// TODO isolate ps2 keyboard from apple1
// TODO check ps2 clock
@ -14,11 +14,11 @@
// TODO reset and cls key from keyboard
// TODO power on-off key ? (init ram)
// TODO reset if pll not locked
// TODO rename "vga" into "display"
// TODO reorganize file structure
// TODO integrate with mist-modules
// TODO support ACI interface for load and save
// TODO special expansion boards: TMS9918, SID
// TODO ascii keyboard
module apple1_mist(
input CLOCK_27,

View File

@ -1,4 +1,4 @@
module vga (
module display (
input clk14, // clock signal
input enable, // clock enable strobe,
input rst, // active high reset signal