2022-01-15 10:56:41 +01:00
2022-01-15 10:56:41 +01:00
2021-12-29 16:05:17 +01:00
2021-12-29 16:18:10 +01:00
2021-12-29 16:18:10 +01:00
2022-01-15 10:12:46 +01:00
2021-12-29 16:18:10 +01:00
2021-12-29 16:18:10 +01:00
2022-01-06 10:48:31 +01:00

Apple1_MIST

Apple1 implementation for the MiST FPGA.

This was forked from Gehstock's project.

How to use

  • F1 clears the Apple-1 display
  • F12 open the MiST menu for loading .PRG files

.PRG files are plain binary files with two byte load address as the first two bytes of the file

CHANGELOG

2021-12-28

  • 15 kHz video output (NTSC) and use of MiST scandoubler/video pipeline
  • more accurate 7x8 character matrix (5x7 + hardware spacing)
  • clock is now derived from 14.31818 instead of 25 MHz (more accurate)
  • serial port communication feature is disabled/removed
Description
apple1 for MiST FPGA
Readme 2.5 MiB
Languages
VHDL 51.6%
Verilog 37.9%
SystemVerilog 8.9%
xBase 1.3%
Tcl 0.2%
Other 0.1%