Apple-1-HW
/
RC6502-Apple-1-Replica
mirror of https://github.com/tebl/RC6502-Apple-1-Replica.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Updated net lists

This commit is contained in:
Unknown 2017-05-14 21:51:11 +02:00
parent ef9b1b5ff8
commit 4197312ab0
2 changed files with 13 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
RC6502 RAM/RC6502 RAM.kicad_pcb
View File

@ -346,15 +346,15 @@
)
)
(module Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal (layer F.Cu) (tedit 590E3CFF) (tstamp 590A3AC0)
(module Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal (layer F.Cu) (tedit 5918ADFF) (tstamp 590A3AC0)
(at 111.76 128.27 90)
(descr "Resistor, Axial_DIN0207 series, Axial, Horizontal, pin pitch=10.16mm, 0.25W = 1/4W, length*diameter=6.3*2.5mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
(tags "Resistor Axial_DIN0207 series Axial Horizontal pin pitch 10.16mm 0.25W = 1/4W length 6.3mm diameter 2.5mm")
(path /590BED30)
(fp_text reference R1 (at 3.81 -2.54 90) (layer F.SilkS)
(fp_text reference R1 (at 5.08 -2.54 90) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 10k (at 6.35 -2.54 90) (layer F.SilkS)
(fp_text value 10k (at 5.08 0 90) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 1.93 -1.25) (end 1.93 1.25) (layer F.Fab) (width 0.1))
@ -384,15 +384,15 @@
)
)
(module Capacitors_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm (layer F.Cu) (tedit 590E3CE1) (tstamp 590E0B87)
(module Capacitors_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm (layer F.Cu) (tedit 5918ADF6) (tstamp 590E0B87)
(at 140.97 115.57 180)
(descr "C, Disc series, Radial, pin pitch=5.00mm, , diameter*width=4.7*2.5mm^2, Capacitor, http://www.vishay.com/docs/45233/krseries.pdf")
(tags "C Disc series Radial pin pitch 5.00mm diameter 4.7mm width 2.5mm Capacitor")
(path /590DFF39)
(fp_text reference C1 (at 5.08 2.54 180) (layer F.SilkS)
(fp_text reference C1 (at 2.54 2.54 180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 100nF (at 1.27 2.54 180) (layer F.SilkS)
(fp_text value 100nF (at 2.54 0 180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 0.15 -1.25) (end 0.15 1.25) (layer F.Fab) (width 0.1))
@ -420,15 +420,15 @@
)
)
(module Capacitors_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm (layer F.Cu) (tedit 590E3CEE) (tstamp 590E0B8D)
(module Capacitors_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm (layer F.Cu) (tedit 5918AE06) (tstamp 590E0B8D)
(at 99.06 137.16)
(descr "C, Disc series, Radial, pin pitch=5.00mm, , diameter*width=4.7*2.5mm^2, Capacitor, http://www.vishay.com/docs/45233/krseries.pdf")
(tags "C Disc series Radial pin pitch 5.00mm diameter 4.7mm width 2.5mm Capacitor")
(path /590E0960)
(fp_text reference C2 (at 0 -2.54) (layer F.SilkS)
(fp_text reference C2 (at 2.54 -2.54) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 100nF (at 3.81 -2.54) (layer F.SilkS)
(fp_text value 100nF (at 2.54 0) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 0.15 -1.25) (end 0.15 1.25) (layer F.Fab) (width 0.1))

8
RC6502 RAM/RC6502 RAM.net
View File

@ -1,7 +1,7 @@
(export (version D)
(design
(source "D:/ownCloud/Documents/Projects/RC6502/RC6502 RAM/RC6502 RAM.sch")
(date "06/05/2017 21:17:26")
(date "14/05/2017 21:19:26")
(tool "Eeschema 4.0.6")
(sheet (number 1) (name /) (tstamps /)
(title_block
@ -231,14 +231,14 @@
(pin (num 1) (name ~) (type passive))
(pin (num 2) (name ~) (type passive)))))
(libraries
(library (logical memory)
(uri "C:\\Program Files\\KiCad\\share\\kicad\\library\\memory.lib"))
(library (logical device)
(uri "C:\\Program Files\\KiCad\\share\\kicad\\library\\device.lib"))
(library (logical conn)
(uri "C:\\Program Files\\KiCad\\share\\kicad\\library\\conn.lib"))
(library (logical 74xx)
(uri "C:\\Program Files\\KiCad\\share\\kicad\\library\\74xx.lib")))
(uri "C:\\Program Files\\KiCad\\share\\kicad\\library\\74xx.lib"))
(library (logical memory)
(uri "C:\\Program Files\\KiCad\\share\\kicad\\library\\memory.lib")))
(nets
(net (code 1) (name "Net-(J3-Pad23)")
(node (ref J3) (pin 23)))