mirror of
https://github.com/flowenol/apple1cartridge.git
synced 2024-06-06 11:29:27 +00:00
74 lines
2.8 KiB
Plaintext
74 lines
2.8 KiB
Plaintext
|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
|
|||
|
|
Copyright (c) National Semiconductor Corporation 1990-1993
|
|||
|
|
|
|||
|
|
Log file for c:/APPLE1~2/ADDRES~1.EQN
|
|||
|
|
Device: 20V8
|
|||
|
|
|
|||
|
|
Pin Label Type
|
|||
|
|
--- ----- ----
|
|||
|
|
2 RW pos,com input
|
|||
|
|
3 PHI pos,com input
|
|||
|
|
4 A9 pos,com input
|
|||
|
|
5 A8 pos,com input
|
|||
|
|
6 A7 pos,com input
|
|||
|
|
7 A6 pos,com input
|
|||
|
|
8 A5 pos,com input
|
|||
|
|
9 A4 pos,com input
|
|||
|
|
10 A3 pos,com input
|
|||
|
|
11 A2 pos,com input
|
|||
|
|
12 GND ground pin
|
|||
|
|
14 A15 pos,com input
|
|||
|
|
15 A14 pos,com input
|
|||
|
|
16 A13 pos,com input
|
|||
|
|
17 A12 pos,com input
|
|||
|
|
18 A11 pos,com input
|
|||
|
|
19 A10 pos,com input
|
|||
|
|
20 RAM neg,trst,com output
|
|||
|
|
21 ROM neg,trst,com output
|
|||
|
|
22 FF pos,trst,com output
|
|||
|
|
23 BANK pos,com input
|
|||
|
|
24 VCC power pin
|
|||
|
|
|
|||
|
|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
|
|||
|
|
Copyright (c) National Semiconductor Corporation 1990-1993
|
|||
|
|
|
|||
|
|
Device Utilization:
|
|||
|
|
|
|||
|
|
No of dedicated inputs used : 12/12 (100.0%)
|
|||
|
|
No of feedbacks used as dedicated inputs : 5/8 (62.5%)
|
|||
|
|
No of feedbacks used as dedicated outputs : 3/8 (37.5%)
|
|||
|
|
|
|||
|
|
------------------------------------------
|
|||
|
|
Pin Label Terms Usage
|
|||
|
|
------------------------------------------
|
|||
|
|
22 FF.oe 1/1 (100.0%)
|
|||
|
|
22 FF 1/7 (14.3%)
|
|||
|
|
21 ROM.oe 1/1 (100.0%)
|
|||
|
|
21 ROM 3/7 (42.9%)
|
|||
|
|
20 RAM.oe 1/1 (100.0%)
|
|||
|
|
20 RAM 4/7 (57.1%)
|
|||
|
|
------------------------------------------
|
|||
|
|
Total Terms 11/64 (17.2%)
|
|||
|
|
------------------------------------------
|
|||
|
|
|
|||
|
|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
|
|||
|
|
Copyright (c) National Semiconductor Corporation 1990-1993
|
|||
|
|
|
|||
|
|
Chip diagram (DIP)
|
|||
|
|
|
|||
|
|
._____ _____.
|
|||
|
|
| \__/ |
|
|||
|
|
CLK | 1 24 | VCC
|
|||
|
|
RW | 2 23 | BANK
|
|||
|
|
PHI | 3 22 | FF
|
|||
|
|
A9 | 4 21 | ROM
|
|||
|
|
A8 | 5 20 | RAM
|
|||
|
|
A7 | 6 19 | A10
|
|||
|
|
A6 | 7 18 | A11
|
|||
|
|
A5 | 8 17 | A12
|
|||
|
|
A4 | 9 16 | A13
|
|||
|
|
A3 | 10 15 | A14
|
|||
|
|
A2 | 11 14 | A15
|
|||
|
|
GND | 12 13 | /OE
|
|||
|
|
|______________|
|