mirror of
https://github.com/alangarf/apple-one.git
synced 2024-08-29 20:29:32 +00:00
49 lines
1.3 KiB
Verilog
49 lines
1.3 KiB
Verilog
module arlet_6502(
|
|
input clk, // clock signal
|
|
input enable, // clock enable strobe
|
|
input reset, // active high reset signal
|
|
output reg [15:0] ab, // address bus
|
|
input [7:0] dbi, // 8-bit data bus (input)
|
|
output reg [7:0] dbo, // 8-bit data bus (output)
|
|
output reg we, // active high write enable strobe
|
|
input irq_n, // active low interrupt request
|
|
input nmi_n, // active low non-maskable interrupt
|
|
input ready, // CPU updates when ready = 1
|
|
output [15:0] pc_monitor // program counter monitor signal for debugging
|
|
);
|
|
|
|
wire [7:0] dbo_c;
|
|
wire [15:0] ab_c;
|
|
wire we_c;
|
|
|
|
cpu arlet_cpu (
|
|
.clk(clk),
|
|
.reset(reset),
|
|
.AB(ab_c),
|
|
.DI(dbi),
|
|
.DO(dbo_c),
|
|
.WE(we_c),
|
|
.IRQ(~irq_n),
|
|
.NMI(~nmi_n),
|
|
.RDY(ready),
|
|
.PC_MONITOR(pc_monitor)
|
|
);
|
|
|
|
always @(posedge clk or posedge reset)
|
|
begin
|
|
if (reset)
|
|
begin
|
|
ab <= 16'd0;
|
|
dbo <= 8'd0;
|
|
we <= 1'b0;
|
|
end
|
|
else
|
|
if (enable)
|
|
begin
|
|
ab <= ab_c;
|
|
dbo <= dbo_c;
|
|
we <= we_c;
|
|
end
|
|
end
|
|
endmodule
|