mirror of
https://github.com/alangarf/apple-one.git
synced 2024-06-14 08:29:28 +00:00
89 lines
2.3 KiB
Plaintext
89 lines
2.3 KiB
Plaintext
[Project]
|
|
ProjectVersion=2.0
|
|
Version=Lattice Semiconductor Corporation iCEcube - Release: 2017.08.27940 - Build Date: Sep 11 2017 17:40:01
|
|
ProjectName=appleone
|
|
Vendor=SiliconBlue
|
|
Synthesis=synplify
|
|
ProjectVFiles=../../../rtl/apple1_top.v=work,../../../rtl/boards/ice40hx8k/clocks.v=work,../../../rtl/boards/ice40hx8k/clock_pll.v=work,../../../rtl/cpu/ALU.v=work,../../../rtl/cpu/cpu.v=work,../../../rtl/rom_wozmon.v,../../../rtl/uart/uart.v,../../../rtl/ram.v
|
|
ProjectCFiles=appleone_syn.sdc
|
|
CurImplementation=appleone_Implmnt
|
|
Implementations=appleone_Implmnt
|
|
StartFromSynthesis=yes
|
|
IPGeneration=false
|
|
|
|
[appleone_Implmnt]
|
|
DeviceFamily=iCE40
|
|
Device=HX8K
|
|
DevicePackage=CT256
|
|
DevicePower=
|
|
NetlistFile=appleone_Implmnt/appleone.edf
|
|
AdditionalEDIFFile=
|
|
IPEDIFFile=
|
|
DesignLib=appleone_Implmnt/sbt/netlist/oadb-top
|
|
DesignView=_rt
|
|
DesignCell=top
|
|
SynthesisSDCFile=appleone_Implmnt/appleone.scf
|
|
UserPinConstraintFile=
|
|
UserSDCFile=
|
|
PhysicalConstraintFile=../../../ice40hx8k.pcf
|
|
BackendImplPathName=
|
|
Devicevoltage=1.14
|
|
DevicevoltagePerformance=+/-5%(datasheet default)
|
|
DeviceTemperature=85
|
|
TimingAnalysisBasedOn=Worst
|
|
OperationRange=Commercial
|
|
TypicalCustomTemperature=25
|
|
WorstCustomTemperature=85
|
|
BestCustomTemperature=0
|
|
IOBankVoltages=topBank,3.3 bottomBank,3.3 leftBank,3.3 rightBank,3.3
|
|
derValue=0.701346
|
|
TimingPathNumberStick=0
|
|
|
|
[lse options]
|
|
CarryChain=True
|
|
CarryChainLength=0
|
|
CommandLineOptions=
|
|
EBRUtilization=100.00
|
|
FSMEncodingStyle=Auto
|
|
FixGatedClocks=True
|
|
I/OInsertion=True
|
|
IntermediateFileDump=False
|
|
LoopLimit=1950
|
|
MaximalFanout=10000
|
|
MemoryInitialValueFileSearchPath=
|
|
NumberOfCriticalPaths=3
|
|
OptimizationGoal=Area
|
|
PropagateConstants=True
|
|
RAMStyle=Auto
|
|
ROMStyle=Auto
|
|
RWCheckOnRam=False
|
|
RemoveDuplicateRegisters=True
|
|
ResolvedMixedDrivers=False
|
|
ResourceSharing=True
|
|
TargetFrequency=
|
|
TopLevelUnit=
|
|
UseIORegister=Auto
|
|
VHDL2008=False
|
|
VerilogIncludeSearchPath=
|
|
|
|
[tool options]
|
|
PlacerEffortLevel=std
|
|
PlacerAutoLutCascade=yes
|
|
PlacerAutoRamCascade=yes
|
|
PlacerPowerDriven=no
|
|
PlacerAreaDriven=no
|
|
RouteWithTimingDriven=yes
|
|
RouteWithPinPermutation=yes
|
|
BitmapSPIFlashMode=yes
|
|
BitmapRAM4KInit=yes
|
|
BitmapInitRamBank=1111
|
|
BitmapOscillatorFR=low
|
|
BitmapEnableWarmBoot=yes
|
|
BitmapDisableHeader=no
|
|
BitmapSetSecurity=no
|
|
BitmapSetNoUsedIONoPullup=no
|
|
FloorPlannerShowFanInNets=yes
|
|
FloorPlannerShowFanOutNets=yes
|
|
HookTo3rdPartyTextEditor=
|
|
|