This website requires JavaScript.
Explore
Mirrors
Help
Sign In
Apple-1-HW
/
verilog-apple-one
Watch
1
Star
0
Fork
0
You've already forked verilog-apple-one
mirror of
https://github.com/alangarf/apple-one.git
synced
2025-01-23 21:30:42 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
verilog-apple-one
/
rtl
History
Niels Moseley
a60620e6ec
Merge remote-tracking branch 'upstream/master' into boards
2018-01-27 14:45:21 +01:00
..
boards
Merge remote-tracking branch 'upstream/master' into boards
2018-01-27 14:45:21 +01:00
cpu
added reset logic to uart and CPU
2018-01-28 00:23:09 +11:00
led_and_key
move things around.
2018-01-27 00:21:05 +11:00
uart
added reset logic to uart and CPU
2018-01-28 00:23:09 +11:00
vga
move things around.
2018-01-27 00:21:05 +11:00
apple1.v
added reset logic to uart and CPU
2018-01-28 00:23:09 +11:00
ram.v
Yay got iverilog sim working!
2018-01-27 22:13:52 +11:00
rom_wozmon.v
Yay got iverilog sim working!
2018-01-27 22:13:52 +11:00
