Description
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
Readme
Languages
Verilog 52.8%
IGOR Pro 17.1%
Pawn 16%
Tcl 7.1%
Makefile 4.1%
Other 2.8%