

100% PLASTIC
 MICRO CHARTS: Z80, 6502-65XX, 8080-8085, 8086-8088, 8048 Family, 54/7400 TTL pinouts, BASIC Algorithms, Wordstar, Electronic Components, Sampling Statistics, C Language.

Hex to Instruction Conversion

LSD →		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0-	BRK (n,X)					ORA n	ASL n			PHP #n	ORA A				ORA nn	ASL nn		
1-	BPL (n,Y)					ORA n,X	ASL n,X			CLC	ORA nn,Y				ORA nn,X	ASL nn,X		
2-	JSR nn					AND n	AND n	ROL n		PLP #n	AND A			BIT nn	AND nn	ROL nn		
3-	BMI (n,Y)					AND n,X	ROL n,X			SEC	AND nn,Y				AND nn,X	ROL nn,X		
4-	RTI (n,X)					EOR n	LSR n			PHA #n	LSR A			JMP nn	EOR nn	LSR nn		
5-	BVC (n,Y)					EOR n,X	LSR n,X			CLI	EOR nn,Y				EOR nn,X	LSR nn,X		
6-	RTS (n,X)					ADC n	ROR n			PLA #n	ADC A			JMP (nn)	ADC nn	ROR nn		
7-	BVS (n,Y)					ADC n,X	ROR n,X			SEI	ADC nn,Y				ADC nn,X	ROR nn,X		
8-		STA (n,X)				STY n	STA n	STX n		DEY #n	TXA			STY nn	STA nn	STX nn		
9-		BCC (n,Y)				STY n,X	STA n,X	STX n,Y		TYA	STA nn,Y	TXS			STA nn,X			
A-		LDY #n	LDA #n	LDX #n		LDY n	LDA n	LDX n		TAY #n	LDA nn	TAX			LDY nn	LDA nn	LDX nn	
B-		BCS (n,Y)				LDY n,X	LDA n,X	LDX n,Y		CLV	LDA nn,Y	TSX			LDY nn,X	LDA nn,X	LDX nn,Y	
C-		CPY #n	CMP #n			CPY n	CMP n	DEC n		INY #n	CMP nn	DEX			CPY nn	CMP nn	DEC nn	
D-		BNE (n,Y)				CMP n,X	DEC n,X			CLD	CMP nn,Y				CMP nn,X	DEC nn,X		
E-		CPX #n	SBC #n			CPX n	SBC n	INC n		INX #n	SBC nn	NOP			CPX nn	SBC nn	INC nn	
F-		BEQ (n,Y)				SBC n,X	INC n,X			SED	SBC nn,Y				SBC nn,X	INC nn,X		

Memory Map

ZERO PAGE	0000
	00FF
DATA & STACK*	0100
	01FF
	0200
RAM I/O ROM	
NMI VECTOR	FFF9
RES VECTOR	FFFA&B
I/O VECTOR	FFFC&D
	FFFE&F

*In systems with < 512 bytes of RAM the hardware can ignore signal AB8, moving stack into page zero.

Status Flags

MSB	LSB
N	V
B	D
I	Z
C	C

N=negative result
 V=overflow
 B=BRK instruction
 D=decimal mode
 I=IRQ disable
 Z=zero result
 C=carry=borrow

Note: above is true when flag = 1.

Overflow normally signifies signed arithmetic result is out of range.

When D=1, only ADC and SBC use decimal (BCD) arithmetic.

Effect on Flags

	N	V	B	D	I	Z	C
ADC	NV	-	-	-	-	Z	C
AND	N	-	-	-	-	Z	-
ASL	N	-	-	-	-	Z	C
BIT	NV	-	-	-	-	Z	-
BRK	-	-	-	-	1	-	-
CLC	-	-	-	-	-	-	0
CLD	-	-	-	-	-	0	-
CLI	-	-	-	-	-	0	-
CLV	-	0	-	-	-	-	-
CMP	N	-	-	-	-	Z	C
CPX	N	-	-	-	-	Z	C
CPY	N	-	-	-	-	Z	C
DEC	N	-	-	-	-	Z	-
DEX	N	-	-	-	-	Z	-
DEY	N	-	-	-	-	Z	-
EOR	N	-	-	-	-	Z	-
INC	N	-	-	-	-	Z	-
INX	N	-	-	-	-	Z	-
INY	N	-	-	-	-	Z	-
LDA	N	-	-	-	-	Z	-
LDX	N	-	-	-	-	Z	-
LDY	N	-	-	-	-	Z	-
LSR	0	-	-	-	-	Z	C
ORA	N	-	-	-	-	Z	-
PLA	N	-	-	-	-	Z	-
PLP	NV	-	B	D	I	Z	C
ROL	N	-	-	-	-	Z	C
ROR	N	-	-	-	-	Z	C
RTI	NV	-	B	D	I	Z	C
SBC	NV	-	-	-	-	Z	C
SEC	-	-	-	-	-	-	1
SED	-	-	-	-	-	1	-
SEI	-	-	-	-	-	1	-
TAX	N	-	-	-	-	Z	-
TAY	N	-	-	-	-	Z	-
TSX	N	-	-	-	-	Z	-
TXA	N	-	-	-	-	Z	-
TYA	N	-	-	-	-	Z	-

① If in decimal mode Z flag is invalid.
 ② N = data bit 7
 V = data bit 6
 Z = AND result
 ③ C = borrow

Note: unlisted instructions have no effect on flags

Addressing Modes

Note: Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus, in hex, JMP \$1234 is: 4C 34 12.

FORM	ADDRESSING	DESCRIPTION
nn	Absolute	Location nn holds data.
nn,X	Absolute X	Location nn+X holds data.
nn,Y	Absolute Y	Location nn+Y holds data.
A	Accumulator	Accumulator holds data.
#n	Immediate	n is data.
(n,X)	Ind X	Location n+X and next of page 0 hold address of data.**
(n),Y	Ind Y	Address of data is Y + address held by location n and next of page 0.**
(nn)	Indirect	Location nn and next hold address to jump to.**
n	Relative	Address to jump to is n + address of next instruction, with n treated as a signed number.
n	Zero Page	Location n of page 0 holds data.
n,X	Zero Page X	Location n+X of page 0 holds data.
n,Y	Zero Page Y	Location n+Y of page 0 holds data.

*n+X is computed discarding any carry.
 **2 bytes must not cross page boundary.

ASCII Character Set

MSD	0	1	2	3	4	5	6	7
LSD	000	001	010	011	100	101	110	111
0	0000 NUL	DLE	SP	0	@	P	'	p
1	0001 SOH	DC1	!	1	A	Q	a	q
2	0010 STX	DC2	"	2	B	R	b	r
3	0011 ETX	DC3	#	3	C	S	c	s
4	0100 EOT	DC4	\$	4	D	T	d	t
5	0101 ENQ	NAK	%	5	E	U	e	u
6	0110 ACK	SYN	&	6	F	V	f	v
7	0111 BEL	ETB	'	7	G	W	g	w
8	1000 BS	CAN	(8	H	X	h	x
9	1001 HT	EM)	9	I	Y	i	y
A	1010 LF	SUB	:	J	Z	j	z	
B	1011 VT	ESC	+	K	[k	~	
C	1100 FF	FS	,	<	L	\	l	l
D	1101 CR	GS	.	=	M]	m	~
E	1110 SO	RS	-	>	N	^	n	~
F	1111 SI	US	/	?	O	_	o	DEL

IRQ is low level sensitive.
 NMI is falling edge sensitive.
 Reset sets I=1.
 Interrupts are processed by:
 1. Push PC of unexecuted instruction.
 2. Push P.
 3. I=1.
 4. Jump via appropriate vector.

Miscellaneous

S points to next free byte of stack.
 Stack push decrements S.
 In pushing PC, high byte is pushed first.
 Pre 8/76 chips have no ROR instruction.
 65XX is a totally software compatible family.
 This card is based on specifications from MOS Technology, Inc.

Registers

A	ACCUMULATOR
Y	Y INDEX REG
X	X INDEX REG
PC	PROGRAM COUNTER
S	STACK PNTR
P	FLAGS

A, Y, X, S, P -- 1 byte.
 Only PC is 2 bytes.

Unsigned Comparisons

example: CMP #n

A < n	BCC YES
A = n	BEQ YES
A > n	BCC NO
A ≥ n	BNE YES
A ≥ n	BCS YES
A ≠ n	BNE YES
A ≤ n	BCC YES
A ≤ n	BEQ YES

YES represents label for code to be executed if condition is true. For > & <, test requires both instructions.

Internally, A-n is computed to determine N,Z,C flags.

Abbreviations

B = number of Bytes
 C = number of Cycles, also Carry.
 n = 1 byte quantity
 nn = 2 byte quantity
 IRQ = Interrupt ReQuest
 NMI = Non Maskable Interrupt
 RES = ReSet
 XOR = eXclusive OR
 (00=0 01=1 10=1 11=0)

A,P,S,X,Y,PC=see "Registers"
 .N,V,B,D,I,Z,C = see "Status Flags"
 .#\$(%)(;) = see "Assembler Symbols"

INSTANT ACCESS

© 1980

Hex and Decimal Conversion

LSD →		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	2
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	3
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	4
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	5
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	6
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	7
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	8
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	9
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	A
B	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	B
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	C
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	D
E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	E
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	F

6502 Pins



