Apple-2-HW/GR8RAM
1
0
Fork 1
mirror of https://github.com/garrettsworkshop/GR8RAM.git synced 2025-01-07 10:31:28 +00:00
Code Issues Projects Releases Wiki Activity
64 Commits 4 Branches 0 Tags 76 MiB
2f607d6d7c
Commit Graph

2 Commits

Author SHA1 Message Date
Zane Kaminski
e2a3901004 reset button detect 2020-10-25 05:22:14 -04:00
Zane Kaminski
79dd794f45 New PLD revision 
For write operations, register data is latched and CAS signal becomes in the middle of S6, 70ns before the end of PHI0. This gives more write data setup time, which may be needed on the Apple II with the 1 MHz 6502.
 2019-10-18 15:07:38 -04:00