Assembler report for RAM2E Tue Sep 08 19:28:19 2020 Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition --------------------- ; Table of Contents ; --------------------- 1. Legal Notice 2. Assembler Summary 3. Assembler Settings 4. Assembler Generated Files 5. Assembler Device Options: C:/Users/Zane/Documents/GitHub/RAM2E/cpld/output_files/RAM2E.pof 6. Assembler Messages ---------------- ; Legal Notice ; ---------------- Copyright (C) 1991-2013 Altera Corporation Your use of Altera Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Altera Program License Subscription Agreement, Altera MegaCore Function License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Altera and sold by Altera or its authorized distributors. Please refer to the applicable agreement for further details. +---------------------------------------------------------------+ ; Assembler Summary ; +-----------------------+---------------------------------------+ ; Assembler Status ; Successful - Tue Sep 08 19:28:19 2020 ; ; Revision Name ; RAM2E ; ; Top-level Entity Name ; RAM2E ; ; Family ; MAX V ; ; Device ; 5M240ZT100C5 ; +-----------------------+---------------------------------------+ +---------------------------------------------------------------------------------------------------------+ ; Assembler Settings ; +-----------------------------------------------------------------------------+-----------+---------------+ ; Option ; Setting ; Default Value ; +-----------------------------------------------------------------------------+-----------+---------------+ ; Use smart compilation ; Off ; Off ; ; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ; ; Enable compact report table ; Off ; Off ; ; Compression mode ; Off ; Off ; ; Clock source for configuration device ; Internal ; Internal ; ; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; ; Divide clock frequency by ; 1 ; 1 ; ; Auto user code ; On ; On ; ; Security bit ; Off ; Off ; ; Use configuration device ; On ; On ; ; Configuration device ; Auto ; Auto ; ; Configuration device auto user code ; Off ; Off ; ; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; ; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ; ; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; ; Hexadecimal Output File start address ; 0 ; 0 ; ; Hexadecimal Output File count direction ; Up ; Up ; ; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; ; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; ; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; ; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; ; In-System Programming Default Clamp State ; Tri-state ; Tri-state ; +-----------------------------------------------------------------------------+-----------+---------------+ +------------------------------------------------------------------+ ; Assembler Generated Files ; +------------------------------------------------------------------+ ; File Name ; +------------------------------------------------------------------+ ; C:/Users/Zane/Documents/GitHub/RAM2E/cpld/output_files/RAM2E.pof ; +------------------------------------------------------------------+ +--------------------------------------------------------------------------------------------+ ; Assembler Device Options: C:/Users/Zane/Documents/GitHub/RAM2E/cpld/output_files/RAM2E.pof ; +----------------+---------------------------------------------------------------------------+ ; Option ; Setting ; +----------------+---------------------------------------------------------------------------+ ; Device ; 5M240ZT100C5 ; ; JTAG usercode ; 0x0016F835 ; ; Checksum ; 0x0016FC1D ; +----------------+---------------------------------------------------------------------------+ +--------------------+ ; Assembler Messages ; +--------------------+ Info: ******************************************************************* Info: Running Quartus II 64-Bit Assembler Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition Info: Processing started: Tue Sep 08 19:28:18 2020 Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RAM2E -c RAM2E Info (115031): Writing out detailed assembly data for power analysis Info (115030): Assembler is generating device programming files Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings Info: Peak virtual memory: 4524 megabytes Info: Processing ended: Tue Sep 08 19:28:19 2020 Info: Elapsed time: 00:00:01 Info: Total CPU time (on all processors): 00:00:00