mirror of
https://github.com/garrettsworkshop/RAM2E.git
synced 2024-11-25 21:31:33 +00:00
306 lines
25 KiB
Plaintext
306 lines
25 KiB
Plaintext
Analysis & Synthesis report for RAM2E
|
|
Wed Mar 10 21:02:27 2021
|
|
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
|
|
|
|
|
---------------------
|
|
; Table of Contents ;
|
|
---------------------
|
|
1. Legal Notice
|
|
2. Analysis & Synthesis Summary
|
|
3. Analysis & Synthesis Settings
|
|
4. Parallel Compilation
|
|
5. Analysis & Synthesis Source Files Read
|
|
6. Analysis & Synthesis Resource Usage Summary
|
|
7. Analysis & Synthesis Resource Utilization by Entity
|
|
8. Analysis & Synthesis IP Cores Summary
|
|
9. General Register Statistics
|
|
10. Inverted Register Statistics
|
|
11. Multiplexer Restructuring Statistics (Restructuring Performed)
|
|
12. Port Connectivity Checks: "UFM:UFM_inst"
|
|
13. Analysis & Synthesis Messages
|
|
14. Analysis & Synthesis Suppressed Messages
|
|
|
|
|
|
|
|
----------------
|
|
; Legal Notice ;
|
|
----------------
|
|
Copyright (C) 1991-2013 Altera Corporation
|
|
Your use of Altera Corporation's design tools, logic functions
|
|
and other software and tools, and its AMPP partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Altera Program License
|
|
Subscription Agreement, Altera MegaCore Function License
|
|
Agreement, or other applicable license agreement, including,
|
|
without limitation, that your use is for the sole purpose of
|
|
programming logic devices manufactured by Altera and sold by
|
|
Altera or its authorized distributors. Please refer to the
|
|
applicable agreement for further details.
|
|
|
|
|
|
|
|
+-------------------------------------------------------------------------------+
|
|
; Analysis & Synthesis Summary ;
|
|
+-----------------------------+-------------------------------------------------+
|
|
; Analysis & Synthesis Status ; Successful - Wed Mar 10 21:02:27 2021 ;
|
|
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
|
|
; Revision Name ; RAM2E ;
|
|
; Top-level Entity Name ; RAM2E ;
|
|
; Family ; MAX V ;
|
|
; Total logic elements ; 198 ;
|
|
; Total pins ; 69 ;
|
|
; Total virtual pins ; 0 ;
|
|
; UFM blocks ; 1 / 1 ( 100 % ) ;
|
|
+-----------------------------+-------------------------------------------------+
|
|
|
|
|
|
+----------------------------------------------------------------------------------------------------------------------+
|
|
; Analysis & Synthesis Settings ;
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
|
; Option ; Setting ; Default Value ;
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
|
; Device ; 5M240ZT100C5 ; ;
|
|
; Top-level entity name ; RAM2E ; RAM2E ;
|
|
; Family name ; MAX V ; Cyclone IV GX ;
|
|
; Safe State Machine ; On ; Off ;
|
|
; Parallel Synthesis ; Off ; On ;
|
|
; Power-Up Don't Care ; Off ; On ;
|
|
; Analysis & Synthesis Message Level ; High ; Medium ;
|
|
; Use smart compilation ; Off ; Off ;
|
|
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
|
|
; Enable compact report table ; Off ; Off ;
|
|
; Restructure Multiplexers ; Auto ; Auto ;
|
|
; Create Debugging Nodes for IP Cores ; Off ; Off ;
|
|
; Preserve fewer node names ; On ; On ;
|
|
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
|
|
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
|
|
; VHDL Version ; VHDL_1993 ; VHDL_1993 ;
|
|
; State Machine Processing ; Auto ; Auto ;
|
|
; Extract Verilog State Machines ; On ; On ;
|
|
; Extract VHDL State Machines ; On ; On ;
|
|
; Ignore Verilog initial constructs ; Off ; Off ;
|
|
; Iteration limit for constant Verilog loops ; 5000 ; 5000 ;
|
|
; Iteration limit for non-constant Verilog loops ; 250 ; 250 ;
|
|
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
|
|
; Infer RAMs from Raw Logic ; On ; On ;
|
|
; NOT Gate Push-Back ; On ; On ;
|
|
; Remove Redundant Logic Cells ; Off ; Off ;
|
|
; Remove Duplicate Registers ; On ; On ;
|
|
; Ignore CARRY Buffers ; Off ; Off ;
|
|
; Ignore CASCADE Buffers ; Off ; Off ;
|
|
; Ignore GLOBAL Buffers ; Off ; Off ;
|
|
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
|
|
; Ignore LCELL Buffers ; Off ; Off ;
|
|
; Ignore SOFT Buffers ; On ; On ;
|
|
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
|
|
; Optimization Technique ; Balanced ; Balanced ;
|
|
; Carry Chain Length ; 70 ; 70 ;
|
|
; Auto Carry Chains ; On ; On ;
|
|
; Auto Open-Drain Pins ; On ; On ;
|
|
; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ;
|
|
; Auto Shift Register Replacement ; Auto ; Auto ;
|
|
; Allow Shift Register Merging across Hierarchies ; Auto ; Auto ;
|
|
; Auto Clock Enable Replacement ; On ; On ;
|
|
; Allow Synchronous Control Signals ; On ; On ;
|
|
; Force Use of Synchronous Clear Signals ; Off ; Off ;
|
|
; Auto Resource Sharing ; Off ; Off ;
|
|
; Use LogicLock Constraints during Resource Balancing ; On ; On ;
|
|
; Ignore translate_off and synthesis_off directives ; Off ; Off ;
|
|
; Report Parameter Settings ; On ; On ;
|
|
; Report Source Assignments ; On ; On ;
|
|
; Report Connectivity Checks ; On ; On ;
|
|
; Ignore Maximum Fan-Out Assignments ; Off ; Off ;
|
|
; Synchronization Register Chain Length ; 2 ; 2 ;
|
|
; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ;
|
|
; HDL message level ; Level2 ; Level2 ;
|
|
; Suppress Register Optimization Related Messages ; Off ; Off ;
|
|
; Number of Removed Registers Reported in Synthesis Report ; 5000 ; 5000 ;
|
|
; Number of Swept Nodes Reported in Synthesis Report ; 5000 ; 5000 ;
|
|
; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ;
|
|
; Clock MUX Protection ; On ; On ;
|
|
; Block Design Naming ; Auto ; Auto ;
|
|
; Synthesis Effort ; Auto ; Auto ;
|
|
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ;
|
|
; Pre-Mapping Resynthesis Optimization ; Off ; Off ;
|
|
; Disable Register Merging Across Hierarchies ; Auto ; Auto ;
|
|
; Synthesis Seed ; 1 ; 1 ;
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
|
|
|
|
|
Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
|
|
+-------------------------------------+
|
|
; Parallel Compilation ;
|
|
+----------------------------+--------+
|
|
; Processors ; Number ;
|
|
+----------------------------+--------+
|
|
; Number detected on machine ; 8 ;
|
|
; Maximum allowed ; 1 ;
|
|
+----------------------------+--------+
|
|
|
|
|
|
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
; Analysis & Synthesis Source Files Read ;
|
|
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------+---------+
|
|
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; Library ;
|
|
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------+---------+
|
|
; RAM2E.v ; yes ; User Verilog HDL File ; C:/Users/wgfel_69wkrf3/OneDrive/Documents/GitHub/RAM2E/cpld_maxv/RAM2E.v ; ;
|
|
; RAM2E.mif ; yes ; User Memory Initialization File ; C:/Users/wgfel_69wkrf3/OneDrive/Documents/GitHub/RAM2E/cpld_maxv/RAM2E.mif ; ;
|
|
; UFM.v ; yes ; User Wizard-Generated File ; C:/Users/wgfel_69wkrf3/OneDrive/Documents/GitHub/RAM2E/cpld_maxv/UFM.v ; ;
|
|
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------+---------+
|
|
|
|
|
|
+-----------------------------------------------------+
|
|
; Analysis & Synthesis Resource Usage Summary ;
|
|
+---------------------------------------------+-------+
|
|
; Resource ; Usage ;
|
|
+---------------------------------------------+-------+
|
|
; Total logic elements ; 198 ;
|
|
; -- Combinational with no register ; 91 ;
|
|
; -- Register only ; 26 ;
|
|
; -- Combinational with a register ; 81 ;
|
|
; ; ;
|
|
; Logic element usage by number of LUT inputs ; ;
|
|
; -- 4 input functions ; 90 ;
|
|
; -- 3 input functions ; 43 ;
|
|
; -- 2 input functions ; 35 ;
|
|
; -- 1 input functions ; 3 ;
|
|
; -- 0 input functions ; 1 ;
|
|
; ; ;
|
|
; Logic elements by mode ; ;
|
|
; -- normal mode ; 184 ;
|
|
; -- arithmetic mode ; 14 ;
|
|
; -- qfbk mode ; 0 ;
|
|
; -- register cascade mode ; 0 ;
|
|
; -- synchronous clear/load mode ; 1 ;
|
|
; -- asynchronous clear/load mode ; 0 ;
|
|
; ; ;
|
|
; Total registers ; 107 ;
|
|
; Total logic cells in carry chains ; 15 ;
|
|
; I/O pins ; 69 ;
|
|
; UFM blocks ; 1 ;
|
|
; Maximum fan-out node ; C14M ;
|
|
; Maximum fan-out ; 107 ;
|
|
; Total fan-out ; 815 ;
|
|
; Average fan-out ; 3.04 ;
|
|
+---------------------------------------------+-------+
|
|
|
|
|
|
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
; Analysis & Synthesis Resource Utilization by Entity ;
|
|
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------+--------------+
|
|
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
|
|
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------+--------------+
|
|
; |RAM2E ; 198 (198) ; 107 ; 1 ; 69 ; 0 ; 91 (91) ; 26 (26) ; 81 (81) ; 15 (15) ; 0 (0) ; |RAM2E ; work ;
|
|
; |UFM:UFM_inst| ; 0 (0) ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |RAM2E|UFM:UFM_inst ; work ;
|
|
; |UFM_altufm_none_e4r:UFM_altufm_none_e4r_component| ; 0 (0) ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |RAM2E|UFM:UFM_inst|UFM_altufm_none_e4r:UFM_altufm_none_e4r_component ; work ;
|
|
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------+--------------+
|
|
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
|
|
|
|
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
; Analysis & Synthesis IP Cores Summary ;
|
|
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------------------------------+
|
|
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
|
|
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------------------------------+
|
|
; Altera ; ALTUFM_NONE ; 13.0 ; N/A ; N/A ; |RAM2E|UFM:UFM_inst ; C:/Users/wgfel_69wkrf3/OneDrive/Documents/GitHub/RAM2E/cpld_maxv/UFM.v ;
|
|
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------------------------------+
|
|
|
|
|
|
+------------------------------------------------------+
|
|
; General Register Statistics ;
|
|
+----------------------------------------------+-------+
|
|
; Statistic ; Value ;
|
|
+----------------------------------------------+-------+
|
|
; Total registers ; 107 ;
|
|
; Number of registers using Synchronous Clear ; 1 ;
|
|
; Number of registers using Synchronous Load ; 0 ;
|
|
; Number of registers using Asynchronous Clear ; 0 ;
|
|
; Number of registers using Asynchronous Load ; 0 ;
|
|
; Number of registers using Clock Enable ; 56 ;
|
|
; Number of registers using Preset ; 0 ;
|
|
+----------------------------------------------+-------+
|
|
|
|
|
|
+--------------------------------------------------+
|
|
; Inverted Register Statistics ;
|
|
+----------------------------------------+---------+
|
|
; Inverted Register ; Fan out ;
|
|
+----------------------------------------+---------+
|
|
; nCS~reg0 ; 1 ;
|
|
; nRAS~reg0 ; 1 ;
|
|
; nCAS~reg0 ; 1 ;
|
|
; nRWE~reg0 ; 1 ;
|
|
; DQML~reg0 ; 1 ;
|
|
; DQMH~reg0 ; 1 ;
|
|
; Total number of inverted registers = 6 ; ;
|
|
+----------------------------------------+---------+
|
|
|
|
|
|
+------------------------------------------------------------------------------------------------------------------------------------------+
|
|
; Multiplexer Restructuring Statistics (Restructuring Performed) ;
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
|
|
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
|
|
; 4:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; Yes ; |RAM2E|S[3] ;
|
|
; 4:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |RAM2E|CS[2] ;
|
|
; 16:1 ; 8 bits ; 80 LEs ; 8 LEs ; 72 LEs ; Yes ; |RAM2E|RA[4]~reg0 ;
|
|
; 9:1 ; 8 bits ; 48 LEs ; 16 LEs ; 32 LEs ; Yes ; |RAM2E|RWMask[4] ;
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
|
|
|
|
|
|
+------------------------------------------------------------------------------------------------------------------+
|
|
; Port Connectivity Checks: "UFM:UFM_inst" ;
|
|
+--------+--------+----------+-------------------------------------------------------------------------------------+
|
|
; Port ; Type ; Severity ; Details ;
|
|
+--------+--------+----------+-------------------------------------------------------------------------------------+
|
|
; ardin ; Input ; Info ; Stuck at GND ;
|
|
; oscena ; Input ; Info ; Stuck at VCC ;
|
|
; osc ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
|
+--------+--------+----------+-------------------------------------------------------------------------------------+
|
|
|
|
|
|
+-------------------------------+
|
|
; Analysis & Synthesis Messages ;
|
|
+-------------------------------+
|
|
Info: *******************************************************************
|
|
Info: Running Quartus II 64-Bit Analysis & Synthesis
|
|
Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
|
Info: Processing started: Wed Mar 10 21:02:22 2021
|
|
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RAM2E -c RAM2E
|
|
Warning (20028): Parallel compilation is not licensed and has been disabled
|
|
Info (12021): Found 1 design units, including 1 entities, in source file ram2e.v
|
|
Info (12023): Found entity 1: RAM2E
|
|
Info (12021): Found 2 design units, including 2 entities, in source file ufm.v
|
|
Info (12023): Found entity 1: UFM_altufm_none_e4r
|
|
Info (12023): Found entity 2: UFM
|
|
Info (12127): Elaborating entity "RAM2E" for the top level hierarchy
|
|
Warning (10230): Verilog HDL assignment warning at RAM2E.v(100): truncated value with size 32 to match size of target (16)
|
|
Warning (10230): Verilog HDL assignment warning at RAM2E.v(103): truncated value with size 32 to match size of target (4)
|
|
Warning (10230): Verilog HDL assignment warning at RAM2E.v(544): truncated value with size 32 to match size of target (3)
|
|
Warning (10230): Verilog HDL assignment warning at RAM2E.v(561): truncated value with size 32 to match size of target (3)
|
|
Info (12128): Elaborating entity "UFM" for hierarchy "UFM:UFM_inst"
|
|
Info (12128): Elaborating entity "UFM_altufm_none_e4r" for hierarchy "UFM:UFM_inst|UFM_altufm_none_e4r:UFM_altufm_none_e4r_component"
|
|
Info (21057): Implemented 268 device resources after synthesis - the final resource count might be different
|
|
Info (21058): Implemented 22 input pins
|
|
Info (21059): Implemented 39 output pins
|
|
Info (21060): Implemented 8 bidirectional pins
|
|
Info (21061): Implemented 198 logic cells
|
|
Info (21070): Implemented 1 User Flash Memory blocks
|
|
Info (144001): Generated suppressed messages file C:/Users/wgfel_69wkrf3/OneDrive/Documents/GitHub/RAM2E/cpld_maxv/output_files/RAM2E.map.smsg
|
|
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
|
|
Info: Peak virtual memory: 4567 megabytes
|
|
Info: Processing ended: Wed Mar 10 21:02:27 2021
|
|
Info: Elapsed time: 00:00:05
|
|
Info: Total CPU time (on all processors): 00:00:02
|
|
|
|
|
|
+------------------------------------------+
|
|
; Analysis & Synthesis Suppressed Messages ;
|
|
+------------------------------------------+
|
|
The suppressed messages can be found in C:/Users/wgfel_69wkrf3/OneDrive/Documents/GitHub/RAM2E/cpld_maxv/output_files/RAM2E.map.smsg.
|
|
|
|
|