mirror of
https://github.com/garrettsworkshop/RAM2E.git
synced 2024-12-01 14:50:30 +00:00
92 lines
3.9 KiB
Plaintext
92 lines
3.9 KiB
Plaintext
Assembler report for RAM2E
|
|
Tue Jan 16 14:28:02 2024
|
|
Quartus Prime Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition
|
|
|
|
|
|
---------------------
|
|
; Table of Contents ;
|
|
---------------------
|
|
1. Legal Notice
|
|
2. Assembler Summary
|
|
3. Assembler Settings
|
|
4. Assembler Generated Files
|
|
5. Assembler Device Options: Y:/Repos/RAM2E/CPLD/MAXV/output_files/RAM2E.pof
|
|
6. Assembler Messages
|
|
|
|
|
|
|
|
----------------
|
|
; Legal Notice ;
|
|
----------------
|
|
Copyright (C) 2019 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and any partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details, at
|
|
https://fpgasoftware.intel.com/eula.
|
|
|
|
|
|
|
|
+---------------------------------------------------------------+
|
|
; Assembler Summary ;
|
|
+-----------------------+---------------------------------------+
|
|
; Assembler Status ; Successful - Tue Jan 16 14:28:02 2024 ;
|
|
; Revision Name ; RAM2E ;
|
|
; Top-level Entity Name ; RAM2E ;
|
|
; Family ; MAX V ;
|
|
; Device ; 5M240ZT100C5 ;
|
|
+-----------------------+---------------------------------------+
|
|
|
|
|
|
+----------------------------------+
|
|
; Assembler Settings ;
|
|
+--------+---------+---------------+
|
|
; Option ; Setting ; Default Value ;
|
|
+--------+---------+---------------+
|
|
|
|
|
|
+-------------------------------------------------+
|
|
; Assembler Generated Files ;
|
|
+-------------------------------------------------+
|
|
; File Name ;
|
|
+-------------------------------------------------+
|
|
; Y:/Repos/RAM2E/CPLD/MAXV/output_files/RAM2E.pof ;
|
|
+-------------------------------------------------+
|
|
|
|
|
|
+---------------------------------------------------------------------------+
|
|
; Assembler Device Options: Y:/Repos/RAM2E/CPLD/MAXV/output_files/RAM2E.pof ;
|
|
+----------------+----------------------------------------------------------+
|
|
; Option ; Setting ;
|
|
+----------------+----------------------------------------------------------+
|
|
; JTAG usercode ; 0x00164C9F ;
|
|
; Checksum ; 0x00164F97 ;
|
|
+----------------+----------------------------------------------------------+
|
|
|
|
|
|
+--------------------+
|
|
; Assembler Messages ;
|
|
+--------------------+
|
|
Info: *******************************************************************
|
|
Info: Running Quartus Prime Assembler
|
|
Info: Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition
|
|
Info: Processing started: Tue Jan 16 14:28:02 2024
|
|
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RAM2E-MAXV -c RAM2E
|
|
Info (115031): Writing out detailed assembly data for power analysis
|
|
Info (115030): Assembler is generating device programming files
|
|
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
|
|
Info: Peak virtual memory: 13072 megabytes
|
|
Info: Processing ended: Tue Jan 16 14:28:02 2024
|
|
Info: Elapsed time: 00:00:00
|
|
Info: Total CPU time (on all processors): 00:00:01
|
|
|
|
|