2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.12.1.454
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
// ldbanno -n Verilog -o RAM2GS_LCMXO256C_impl1_vo.vo -w -neg -gui -msgset //Mac/iCloud/Repos/RAM2GS/CPLD/LCMXO256C/promote.xml RAM2GS_LCMXO256C_impl1.ncd
|
|
|
|
|
// Netlist created on Thu Sep 21 05:38:29 2023
|
|
|
|
|
// Netlist written on Thu Sep 21 05:38:46 2023
|
2023-08-20 11:10:11 +00:00
|
|
|
// Design is for device LCMXO256C
|
|
|
|
|
// Design is for package TQFP100
|
|
|
|
|
// Design is for performance grade 3
|
|
|
|
|
|
|
|
|
|
`timescale 1 ns / 1 ps
|
|
|
|
|
|
|
|
|
|
module RAM2GS ( PHI2, MAin, CROW, Din, Dout, nCCAS, nCRAS, nFWE, LED, RBA, RA,
|
|
|
|
|
RD, nRCS, RCLK, RCKE, nRWE, nRRAS, nRCAS, RDQMH, RDQML, nUFMCS,
|
|
|
|
|
UFMCLK, UFMSDI, UFMSDO );
|
|
|
|
|
input PHI2;
|
|
|
|
|
input [9:0] MAin;
|
|
|
|
|
input [1:0] CROW;
|
|
|
|
|
input [7:0] Din;
|
|
|
|
|
input nCCAS, nCRAS, nFWE, RCLK, UFMSDO;
|
|
|
|
|
output [7:0] Dout;
|
|
|
|
|
output LED;
|
|
|
|
|
output [1:0] RBA;
|
|
|
|
|
output [11:0] RA;
|
|
|
|
|
output nRCS, RCKE, nRWE, nRRAS, nRCAS, RDQMH, RDQML, nUFMCS, UFMCLK, UFMSDI;
|
|
|
|
|
inout [7:0] RD;
|
|
|
|
|
wire \FS[1] , \FS[0] , RCLK_c, \FS_cry[1] , \FS[17] , \FS[16] ,
|
|
|
|
|
\FS_cry[15] , \FS[15] , \FS[14] , \FS_cry[13] , \FS[13] , \FS[12] ,
|
|
|
|
|
\FS_cry[11] , \FS[11] , \FS[10] , \FS_cry[9] , \FS[9] , \FS[8] ,
|
|
|
|
|
\FS_cry[7] , \FS[7] , \FS[6] , \FS_cry[5] , \FS[5] , \FS[4] ,
|
|
|
|
|
\FS_cry[3] , \FS[3] , \FS[2] , CmdEnable17_0_a2_4, CmdEnable17_0_a2_3,
|
|
|
|
|
\MAin_c[0] , N_147, ADSubmitted, CmdEnable17, CmdEnable16, C1WR_0_a2,
|
|
|
|
|
ADSubmitted_r, PHI2_c, CmdEnable16_0_a2_5, CmdEnable16_0_a2_4,
|
|
|
|
|
\MAin_c[1] , C1Submitted, C1Submitted_RNO, RASr2, \S[1] , CO0,
|
|
|
|
|
\IS[3] , N_177_i, Ready_0_sqmuxa_0_a3_2, CmdEnable, un1_CMDWR,
|
|
|
|
|
CmdEnable_s, N_128, \Din_c[5] , \Din_c[3] , N_133, N_152, N_132,
|
|
|
|
|
LEDEN, N_21_i, XOR8MEG18, CmdLEDEN, CmdSubmitted, InitReady, PHI2r3,
|
|
|
|
|
PHI2r2, CmdSubmitted_1_sqmuxa, N_460_0, N_136, N_43, Cmdn8MEGEN,
|
|
|
|
|
CmdEnable16_4, n8MEGEN, Cmdn8MEGEN_4_u_i_0, N_19_i, nRRAS_5_u_i_0,
|
|
|
|
|
\IS[0] , N_160, N_155, Ready, N_64_i_i, N_24, \IS[1] , \IS[2] ,
|
|
|
|
|
N_60_i_i, N_56_i, N_159_i, N_159, N_61_i_i, RA10s_i, N_126, N_51,
|
|
|
|
|
UFMSDI_ens2_i_a2_4_2, InitReady3, N_461_0, UFMSDI_ens2_i_a0, nCRAS_c,
|
|
|
|
|
CBR, UFMSDO_c, N_70, N_33, LED_c, un1_Din_4, XOR8MEG, \Din_c[6] ,
|
|
|
|
|
RA11_2, Ready_fast, \RA_c[11] , N_171, CASr2, FWEr_fast,
|
|
|
|
|
RCKEEN_8_u_0_0, RCKEEN_8_u_1, RCKEEN_8, PHI2r, RCKEEN, RASr3, RASr,
|
|
|
|
|
RCKE_2, RCKE_c, m18_0_a3_3, \S_0_i_o2[1] , N_165, N_462_0,
|
|
|
|
|
Ready_0_sqmuxa, N_463_0, nRRAS_0_sqmuxa, CmdUFMCLK, N_129,
|
|
|
|
|
UFMCLK_r_i_a2_2_2, UFMCLK_c, UFMCLK_r_i_m4_xx_mm_1, nUFMCS15, N_139_i,
|
|
|
|
|
UFMCLK_RNO, UFMSDI_r_xx_mm_1, UFMSDI_c, UFMSDI_RNO, \MAin_c[4] ,
|
|
|
|
|
nRowColSel, \RowA[4] , \Din_c[4] , nCCAS_c, \RA_c[4] , \WRD[4] ,
|
|
|
|
|
\WRD[5] , \Bank[7] , \Bank[6] , \Bank[5] , \Bank[2] , \Din_c[7] ,
|
|
|
|
|
\WRD[6] , C1WR_0_a2_0_11, \WRD[7] , \Din_c[0] , \Din_c[2] ,
|
|
|
|
|
\Din_c[1] , XOR8MEG_3_u_0_a3_2, XOR8MEG_3, N_69, N_31, N_151, N_41,
|
|
|
|
|
g0_1, nRCAS_0_sqmuxa_1, N_37_i, nRCAS_c, CASr3, RCKEEN_8_u_0_a2_1_out,
|
|
|
|
|
N_28_i_1, N_28_i, nRCS_c, N_24_i, nRRAS_c, CBR_fast, m18_0_a2_1, FWEr,
|
|
|
|
|
G_17_1, N_39_i, nRWE_c, N_179, nRowColSel_0_0, nUFMCS_c,
|
|
|
|
|
nUFMCS_s_0_N_5_i_N_2L1, nUFMCS_s_0_N_5_i, CmdUFMCS, N_95_5, N_95_3,
|
|
|
|
|
\RowA[0] , \RowA[1] , \MAin_c[5] , CmdUFMCLK_1_sqmuxa, \RowA[5] ,
|
|
|
|
|
N_137_8, un1_FS_14_i_a2_0_1, N_137_6, un1_FS_13_i_a2_1, \Bank[0] ,
|
|
|
|
|
C1WR_0_a2_0_10, \Bank[1] , \MAin_c[6] , \MAin_c[7] , C1WR_0_a2_0_3,
|
|
|
|
|
\Bank[3] , \Bank[4] , C1WR_0_a2_0_4, UFMSDI_ens2_i_o2_0_3,
|
|
|
|
|
\MAin_c[3] , \MAin_c[2] , \RowA[2] , \RowA[3] , CmdUFMSDI, CASr,
|
|
|
|
|
CmdEnable16_1, m6_0_a2_2, \WRD[0] , \WRD[1] , g4_0_0_0, \MAin_c[9] ,
|
|
|
|
|
\MAin_c[8] , \RowA[8] , \RowA[9] , nFWE_c, \CROW_c[1] , \CROW_c[0] ,
|
|
|
|
|
\RBA_c[0] , \RBA_c[1] , \WRD[2] , \WRD[3] , \RA_c[9] , RDQML_c,
|
|
|
|
|
RD_1_i, \RowA[6] , \RowA[7] , \RA_c[8] , RDQMH_c, \RA_c[0] ,
|
|
|
|
|
\RA_c[1] , \RA_c[7] , \RA_c[2] , \RA_c[6] , \RA_c[3] , \RA_c[5] ,
|
|
|
|
|
\RA_c[10] , \RD_in[0] , \RD_in[7] , \RD_in[6] , \RD_in[5] ,
|
|
|
|
|
\RD_in[4] , \RD_in[3] , \RD_in[2] , \RD_in[1] , VCCI, GNDI_TSALL;
|
|
|
|
|
|
|
|
|
|
SLICE_0 SLICE_0( .A1(\FS[1] ), .A0(\FS[0] ), .CLK(RCLK_c), .Q0(\FS[0] ),
|
|
|
|
|
.Q1(\FS[1] ), .FCO(\FS_cry[1] ));
|
|
|
|
|
SLICE_1 SLICE_1( .A1(\FS[17] ), .A0(\FS[16] ), .CLK(RCLK_c),
|
|
|
|
|
.FCI(\FS_cry[15] ), .Q0(\FS[16] ), .Q1(\FS[17] ));
|
|
|
|
|
SLICE_2 SLICE_2( .A1(\FS[15] ), .A0(\FS[14] ), .CLK(RCLK_c),
|
|
|
|
|
.FCI(\FS_cry[13] ), .Q0(\FS[14] ), .Q1(\FS[15] ), .FCO(\FS_cry[15] ));
|
|
|
|
|
SLICE_3 SLICE_3( .A1(\FS[13] ), .A0(\FS[12] ), .CLK(RCLK_c),
|
|
|
|
|
.FCI(\FS_cry[11] ), .Q0(\FS[12] ), .Q1(\FS[13] ), .FCO(\FS_cry[13] ));
|
|
|
|
|
SLICE_4 SLICE_4( .A1(\FS[11] ), .A0(\FS[10] ), .CLK(RCLK_c),
|
|
|
|
|
.FCI(\FS_cry[9] ), .Q0(\FS[10] ), .Q1(\FS[11] ), .FCO(\FS_cry[11] ));
|
|
|
|
|
SLICE_5 SLICE_5( .A1(\FS[9] ), .A0(\FS[8] ), .CLK(RCLK_c), .FCI(\FS_cry[7] ),
|
|
|
|
|
.Q0(\FS[8] ), .Q1(\FS[9] ), .FCO(\FS_cry[9] ));
|
|
|
|
|
SLICE_6 SLICE_6( .A1(\FS[7] ), .A0(\FS[6] ), .CLK(RCLK_c), .FCI(\FS_cry[5] ),
|
|
|
|
|
.Q0(\FS[6] ), .Q1(\FS[7] ), .FCO(\FS_cry[7] ));
|
|
|
|
|
SLICE_7 SLICE_7( .A1(\FS[5] ), .A0(\FS[4] ), .CLK(RCLK_c), .FCI(\FS_cry[3] ),
|
|
|
|
|
.Q0(\FS[4] ), .Q1(\FS[5] ), .FCO(\FS_cry[5] ));
|
|
|
|
|
SLICE_8 SLICE_8( .A1(\FS[3] ), .A0(\FS[2] ), .CLK(RCLK_c), .FCI(\FS_cry[1] ),
|
|
|
|
|
.Q0(\FS[2] ), .Q1(\FS[3] ), .FCO(\FS_cry[3] ));
|
|
|
|
|
SLICE_9 SLICE_9( .D1(CmdEnable17_0_a2_4), .C1(CmdEnable17_0_a2_3),
|
|
|
|
|
.B1(\MAin_c[0] ), .A1(N_147), .D0(ADSubmitted), .C0(CmdEnable17),
|
|
|
|
|
.B0(CmdEnable16), .A0(C1WR_0_a2), .DI0(ADSubmitted_r), .CLK(PHI2_c),
|
|
|
|
|
.F0(ADSubmitted_r), .Q0(ADSubmitted), .F1(CmdEnable17));
|
|
|
|
|
SLICE_14 SLICE_14( .D1(CmdEnable16_0_a2_5), .C1(CmdEnable16_0_a2_4),
|
|
|
|
|
.A1(N_147), .D0(\MAin_c[1] ), .C0(CmdEnable16), .B0(C1Submitted),
|
|
|
|
|
.A0(N_147), .DI0(C1Submitted_RNO), .CLK(PHI2_c), .F0(C1Submitted_RNO),
|
|
|
|
|
.Q0(C1Submitted), .F1(CmdEnable16));
|
|
|
|
|
SLICE_19 SLICE_19( .D1(RASr2), .C1(\S[1] ), .B1(CO0), .A1(\IS[3] ),
|
|
|
|
|
.C0(\S[1] ), .A0(CO0), .DI0(N_177_i), .LSR(RASr2), .CLK(RCLK_c),
|
|
|
|
|
.F0(N_177_i), .Q0(CO0), .F1(Ready_0_sqmuxa_0_a3_2));
|
|
|
|
|
SLICE_20 SLICE_20( .B1(ADSubmitted), .A1(CmdEnable), .D0(CmdEnable17),
|
|
|
|
|
.C0(un1_CMDWR), .B0(C1Submitted), .A0(CmdEnable), .DI0(CmdEnable_s),
|
|
|
|
|
.M0(CmdEnable16), .CLK(PHI2_c), .OFX0(CmdEnable_s), .Q0(CmdEnable));
|
|
|
|
|
SLICE_21 SLICE_21( .D1(N_128), .B1(\Din_c[5] ), .A1(\Din_c[3] ), .D0(N_133),
|
|
|
|
|
.C0(N_152), .B0(N_132), .A0(LEDEN), .DI0(N_21_i), .CE(XOR8MEG18),
|
|
|
|
|
.CLK(PHI2_c), .F0(N_21_i), .Q0(CmdLEDEN), .F1(N_152));
|
|
|
|
|
SLICE_22 SLICE_22( .D1(CmdSubmitted), .C1(InitReady), .B1(PHI2r3),
|
|
|
|
|
.A1(PHI2r2), .C0(CmdSubmitted_1_sqmuxa), .A0(CmdSubmitted), .DI0(N_460_0),
|
|
|
|
|
.CLK(PHI2_c), .F0(N_460_0), .Q0(CmdSubmitted), .F1(N_136));
|
|
|
|
|
SLICE_26 SLICE_26( .D1(N_128), .C1(N_43), .B1(Cmdn8MEGEN),
|
|
|
|
|
.A1(CmdEnable16_4), .D0(n8MEGEN), .C0(Cmdn8MEGEN_4_u_i_0), .A0(N_152),
|
|
|
|
|
.DI0(N_19_i), .CE(XOR8MEG18), .CLK(PHI2_c), .F0(N_19_i), .Q0(Cmdn8MEGEN),
|
|
|
|
|
.F1(Cmdn8MEGEN_4_u_i_0));
|
|
|
|
|
SLICE_29 SLICE_29( .D1(nRRAS_5_u_i_0), .C1(\IS[0] ), .B1(N_160), .A1(N_155),
|
|
|
|
|
.D0(\IS[0] ), .B0(Ready), .A0(N_155), .DI0(N_64_i_i), .CLK(RCLK_c),
|
|
|
|
|
.F0(N_64_i_i), .Q0(\IS[0] ), .F1(N_24));
|
|
|
|
|
SLICE_30 SLICE_30( .D1(\IS[0] ), .B1(\IS[1] ), .A1(\IS[2] ), .D0(\IS[0] ),
|
|
|
|
|
.A0(\IS[1] ), .DI1(N_60_i_i), .DI0(N_56_i), .CE(N_159_i), .CLK(RCLK_c),
|
|
|
|
|
.F0(N_56_i), .Q0(\IS[1] ), .F1(N_60_i_i), .Q1(\IS[2] ));
|
|
|
|
|
SLICE_31 SLICE_31( .D1(\IS[2] ), .C1(N_159), .B1(\IS[1] ), .A1(\IS[3] ),
|
|
|
|
|
.D0(\IS[2] ), .C0(\IS[0] ), .B0(\IS[1] ), .A0(\IS[3] ), .DI0(N_61_i_i),
|
|
|
|
|
.CE(N_159_i), .CLK(RCLK_c), .F0(N_61_i_i), .Q0(\IS[3] ), .F1(RA10s_i));
|
|
|
|
|
SLICE_32 SLICE_32( .D1(N_126), .C1(N_51), .B1(UFMSDI_ens2_i_a2_4_2),
|
|
|
|
|
.A1(InitReady), .B0(InitReady3), .A0(InitReady), .DI0(N_461_0),
|
|
|
|
|
.CLK(RCLK_c), .F0(N_461_0), .Q0(InitReady), .F1(UFMSDI_ens2_i_a0));
|
|
|
|
|
SLICE_33 SLICE_33( .D1(nCRAS_c), .C1(LEDEN), .A1(CBR), .D0(UFMSDO_c),
|
|
|
|
|
.C0(InitReady), .A0(CmdLEDEN), .DI0(N_70), .CE(N_33), .CLK(RCLK_c),
|
|
|
|
|
.F0(N_70), .Q0(LEDEN), .F1(LED_c));
|
|
|
|
|
SLICE_39 SLICE_39( .D1(un1_Din_4), .A1(XOR8MEG), .D0(\Din_c[6] ),
|
|
|
|
|
.C0(n8MEGEN), .A0(XOR8MEG), .DI0(RA11_2), .LSR(Ready_fast), .CLK(PHI2_c),
|
|
|
|
|
.F0(RA11_2), .Q0(\RA_c[11] ), .F1(N_171));
|
|
|
|
|
SLICE_41 SLICE_41( .D1(CASr2), .C1(\S[1] ), .B1(CO0), .A1(FWEr_fast),
|
|
|
|
|
.D0(CBR), .C0(Ready), .B0(RCKEEN_8_u_0_0), .A0(RCKEEN_8_u_1),
|
|
|
|
|
.DI0(RCKEEN_8), .M1(PHI2r), .CLK(RCLK_c), .F0(RCKEEN_8), .Q0(RCKEEN),
|
|
|
|
|
.F1(RCKEEN_8_u_1), .Q1(PHI2r2));
|
|
|
|
|
SLICE_42 SLICE_42( .D1(\IS[0] ), .C1(RASr2), .B1(\IS[2] ), .A1(\IS[1] ),
|
|
|
|
|
.D0(RCKEEN), .C0(RASr3), .B0(RASr), .A0(RASr2), .DI0(RCKE_2), .M1(PHI2_c),
|
|
|
|
|
.CLK(RCLK_c), .F0(RCKE_2), .Q0(RCKE_c), .F1(m18_0_a3_3), .Q1(PHI2r));
|
|
|
|
|
SLICE_43 SLICE_43( .D1(InitReady), .C1(RASr2), .B1(Ready),
|
|
|
|
|
.A1(\S_0_i_o2[1] ), .D0(InitReady), .C0(Ready), .B0(N_165),
|
|
|
|
|
.A0(Ready_0_sqmuxa_0_a3_2), .DI0(N_462_0), .M1(PHI2r2), .CLK(RCLK_c),
|
|
|
|
|
.F0(N_462_0), .Q0(Ready), .F1(RCKEEN_8_u_0_0), .Q1(PHI2r3));
|
|
|
|
|
SLICE_44 SLICE_44( .D1(Ready), .C1(InitReady), .B1(Ready_0_sqmuxa_0_a3_2),
|
|
|
|
|
.A1(N_165), .C0(Ready_0_sqmuxa), .A0(Ready_fast), .DI0(N_463_0),
|
|
|
|
|
.M1(nCRAS_c), .CLK(RCLK_c), .F0(N_463_0), .Q0(Ready_fast),
|
|
|
|
|
.F1(Ready_0_sqmuxa), .Q1(RASr));
|
|
|
|
|
SLICE_50 SLICE_50( .D1(Ready), .C1(CO0), .B1(\S[1] ), .C0(CO0), .A0(\S[1] ),
|
|
|
|
|
.DI0(\S_0_i_o2[1] ), .LSR(RASr2), .CLK(RCLK_c), .F0(\S_0_i_o2[1] ),
|
|
|
|
|
.Q0(\S[1] ), .F1(nRRAS_0_sqmuxa));
|
|
|
|
|
SLICE_51 SLICE_51( .D1(CmdUFMCLK), .C1(N_129), .B1(InitReady),
|
|
|
|
|
.A1(UFMCLK_r_i_a2_2_2), .D0(UFMCLK_c), .C0(UFMCLK_r_i_m4_xx_mm_1),
|
|
|
|
|
.B0(nUFMCS15), .A0(N_139_i), .DI0(UFMCLK_RNO), .M1(RASr), .CLK(RCLK_c),
|
|
|
|
|
.F0(UFMCLK_RNO), .Q0(UFMCLK_c), .F1(UFMCLK_r_i_m4_xx_mm_1), .Q1(RASr2));
|
|
|
|
|
SLICE_52 SLICE_52( .D1(PHI2r2), .C1(PHI2r3), .B1(InitReady),
|
|
|
|
|
.A1(CmdSubmitted), .D0(UFMSDI_r_xx_mm_1), .C0(N_139_i), .B0(UFMSDI_c),
|
|
|
|
|
.A0(nUFMCS15), .DI0(UFMSDI_RNO), .M1(RASr2), .CLK(RCLK_c), .F0(UFMSDI_RNO),
|
|
|
|
|
.Q0(UFMSDI_c), .F1(N_139_i), .Q1(RASr3));
|
|
|
|
|
SLICE_55 SLICE_55( .D0(\MAin_c[4] ), .B0(nRowColSel), .A0(\RowA[4] ),
|
|
|
|
|
.M1(\Din_c[5] ), .M0(\Din_c[4] ), .CLK(nCCAS_c), .F0(\RA_c[4] ),
|
|
|
|
|
.Q0(\WRD[4] ), .Q1(\WRD[5] ));
|
|
|
|
|
SLICE_56 SLICE_56( .D1(\Bank[7] ), .C1(\Bank[6] ), .B1(\Bank[5] ),
|
|
|
|
|
.A1(\Bank[2] ), .D0(\FS[5] ), .C0(\FS[9] ), .B0(\FS[7] ), .M1(\Din_c[7] ),
|
|
|
|
|
.M0(\Din_c[6] ), .CLK(nCCAS_c), .F0(N_126), .Q0(\WRD[6] ),
|
|
|
|
|
.F1(C1WR_0_a2_0_11), .Q1(\WRD[7] ));
|
|
|
|
|
SLICE_57 SLICE_57( .D1(un1_Din_4), .C1(\Din_c[0] ), .B1(\Din_c[2] ),
|
|
|
|
|
.A1(\Din_c[3] ), .D0(\Din_c[1] ), .C0(XOR8MEG_3_u_0_a3_2), .B0(LEDEN),
|
|
|
|
|
.A0(N_171), .DI0(XOR8MEG_3), .CE(XOR8MEG18), .CLK(PHI2_c), .F0(XOR8MEG_3),
|
|
|
|
|
.Q0(XOR8MEG), .F1(XOR8MEG_3_u_0_a3_2));
|
|
|
|
|
SLICE_58 SLICE_58( .D1(N_51), .C1(InitReady), .A1(\FS[8] ), .D0(UFMSDO_c),
|
|
|
|
|
.C0(InitReady), .B0(Cmdn8MEGEN), .DI0(N_69), .CE(N_31), .CLK(RCLK_c),
|
|
|
|
|
.F0(N_69), .Q0(n8MEGEN), .F1(N_151));
|
|
|
|
|
SLICE_59 SLICE_59( .D1(N_155), .C1(\S[1] ), .B1(Ready), .A1(N_160),
|
|
|
|
|
.D0(N_41), .C0(\S[1] ), .B0(g0_1), .A0(nRCAS_0_sqmuxa_1), .DI0(N_37_i),
|
|
|
|
|
.CLK(RCLK_c), .F0(N_37_i), .Q0(nRCAS_c), .F1(N_41));
|
|
|
|
|
SLICE_60 SLICE_60( .D1(FWEr_fast), .C1(CO0), .B1(CASr2), .A1(CASr3),
|
|
|
|
|
.D0(RCKEEN_8_u_0_a2_1_out), .C0(N_28_i_1), .B0(N_24), .A0(CBR),
|
|
|
|
|
.DI0(N_28_i), .CLK(RCLK_c), .F0(N_28_i), .Q0(nRCS_c), .F1(N_28_i_1));
|
|
|
|
|
SLICE_61 SLICE_61( .D1(\S_0_i_o2[1] ), .C1(RCKE_c), .B1(Ready), .A1(RASr2),
|
|
|
|
|
.D0(\IS[0] ), .C0(N_155), .B0(nRRAS_5_u_i_0), .A0(N_160), .DI0(N_24_i),
|
|
|
|
|
.CLK(RCLK_c), .F0(N_24_i), .Q0(nRRAS_c), .F1(nRRAS_5_u_i_0));
|
|
|
|
|
SLICE_62 SLICE_62( .D1(RASr2), .C1(\S_0_i_o2[1] ), .B1(Ready), .A1(CBR_fast),
|
|
|
|
|
.D0(m18_0_a2_1), .C0(nRCAS_0_sqmuxa_1), .B0(FWEr), .A0(G_17_1),
|
|
|
|
|
.DI0(N_39_i), .CLK(RCLK_c), .F0(N_39_i), .Q0(nRWE_c),
|
|
|
|
|
.F1(nRCAS_0_sqmuxa_1));
|
|
|
|
|
SLICE_63 SLICE_63( .D1(FWEr), .C1(CASr3), .B1(Ready), .A1(CBR), .D0(\S[1] ),
|
|
|
|
|
.C0(N_179), .B0(Ready), .A0(CO0), .DI0(nRowColSel_0_0),
|
|
|
|
|
.LSR(nRRAS_0_sqmuxa), .CLK(RCLK_c), .F0(nRowColSel_0_0), .Q0(nRowColSel),
|
|
|
|
|
.F1(N_179));
|
|
|
|
|
SLICE_64 SLICE_64( .D1(\FS[11] ), .C1(InitReady), .B1(N_51), .A1(\FS[10] ),
|
|
|
|
|
.D0(N_139_i), .C0(nUFMCS_c), .B0(nUFMCS15), .A0(nUFMCS_s_0_N_5_i_N_2L1),
|
|
|
|
|
.DI0(nUFMCS_s_0_N_5_i), .CLK(RCLK_c), .F0(nUFMCS_s_0_N_5_i), .Q0(nUFMCS_c),
|
|
|
|
|
.F1(nUFMCS15));
|
|
|
|
|
nRWE_RNO_1_SLICE_65 \nRWE_RNO_1/SLICE_65 ( .D1(RASr2), .C1(\S[1] ), .B1(CO0),
|
|
|
|
|
.A1(RCKE_c), .D0(m18_0_a3_3), .C0(\S[1] ), .B0(CO0), .A0(InitReady),
|
|
|
|
|
.M0(Ready), .OFX0(m18_0_a2_1));
|
|
|
|
|
SLICE_66 SLICE_66( .D1(CmdUFMCS), .C1(UFMCLK_r_i_a2_2_2), .B1(InitReady),
|
|
|
|
|
.D0(N_95_5), .C0(N_95_3), .B0(InitReady), .A0(\FS[16] ), .M1(\MAin_c[1] ),
|
|
|
|
|
.M0(\MAin_c[0] ), .LSR(Ready_fast), .CLK(nCRAS_c), .F0(UFMCLK_r_i_a2_2_2),
|
|
|
|
|
.Q0(\RowA[0] ), .F1(nUFMCS_s_0_N_5_i_N_2L1), .Q1(\RowA[1] ));
|
|
|
|
|
SLICE_67 SLICE_67( .D1(N_128), .C1(\Din_c[3] ), .B1(\Din_c[5] ),
|
|
|
|
|
.A1(XOR8MEG18), .D0(CmdEnable), .C0(\MAin_c[0] ), .B0(\MAin_c[1] ),
|
|
|
|
|
.A0(N_147), .M1(\MAin_c[5] ), .M0(\MAin_c[4] ), .LSR(Ready_fast),
|
|
|
|
|
.CLK(nCRAS_c), .F0(XOR8MEG18), .Q0(\RowA[4] ), .F1(CmdUFMCLK_1_sqmuxa),
|
|
|
|
|
.Q1(\RowA[5] ));
|
|
|
|
|
SLICE_68 SLICE_68( .D1(\FS[5] ), .C1(\FS[2] ), .B1(\FS[0] ), .A1(\FS[3] ),
|
|
|
|
|
.D0(N_137_8), .C0(N_136), .B0(un1_FS_14_i_a2_0_1), .A0(N_137_6), .F0(N_31),
|
|
|
|
|
.F1(un1_FS_14_i_a2_0_1));
|
|
|
|
|
SLICE_69 SLICE_69( .D1(\FS[0] ), .C1(\FS[3] ), .B1(\FS[5] ), .A1(\FS[2] ),
|
|
|
|
|
.D0(N_137_8), .C0(N_136), .B0(N_137_6), .A0(un1_FS_13_i_a2_1), .F0(N_33),
|
|
|
|
|
.F1(un1_FS_13_i_a2_1));
|
|
|
|
|
SLICE_70 SLICE_70( .D1(\Bank[0] ), .C1(C1WR_0_a2_0_10), .B1(C1WR_0_a2_0_11),
|
|
|
|
|
.A1(\Bank[1] ), .C0(N_147), .A0(\MAin_c[1] ), .M1(\Din_c[1] ),
|
|
|
|
|
.M0(\Din_c[0] ), .CLK(PHI2_c), .F0(C1WR_0_a2), .Q0(\Bank[0] ), .F1(N_147),
|
|
|
|
|
.Q1(\Bank[1] ));
|
|
|
|
|
SLICE_71 SLICE_71( .D1(\MAin_c[6] ), .C1(\MAin_c[7] ), .B1(\MAin_c[4] ),
|
|
|
|
|
.A1(\MAin_c[5] ), .D0(C1WR_0_a2_0_3), .C0(\Bank[3] ), .B0(\Bank[4] ),
|
|
|
|
|
.A0(C1WR_0_a2_0_4), .M1(\Din_c[3] ), .M0(\Din_c[2] ), .CLK(PHI2_c),
|
|
|
|
|
.F0(C1WR_0_a2_0_10), .Q0(\Bank[2] ), .F1(C1WR_0_a2_0_4), .Q1(\Bank[3] ));
|
|
|
|
|
SLICE_72 SLICE_72( .D1(UFMSDI_ens2_i_o2_0_3), .C1(\FS[16] ), .A1(\FS[12] ),
|
|
|
|
|
.D0(\FS[4] ), .C0(N_51), .B0(\FS[11] ), .A0(\FS[1] ), .M1(\MAin_c[3] ),
|
|
|
|
|
.M0(\MAin_c[2] ), .LSR(Ready_fast), .CLK(nCRAS_c), .F0(N_129),
|
|
|
|
|
.Q0(\RowA[2] ), .F1(N_51), .Q1(\RowA[3] ));
|
|
|
|
|
SLICE_73 SLICE_73( .D1(InitReady), .C1(\S[1] ), .B1(RASr2), .A1(CO0),
|
|
|
|
|
.C0(N_155), .A0(Ready), .M1(\Din_c[2] ), .M0(\Din_c[1] ),
|
|
|
|
|
.CE(CmdUFMCLK_1_sqmuxa), .CLK(PHI2_c), .F0(N_159), .Q0(CmdUFMCLK),
|
|
|
|
|
.F1(N_155), .Q1(CmdUFMCS));
|
|
|
|
|
SLICE_74 SLICE_74( .B1(\FS[11] ), .A1(\FS[14] ), .D0(N_95_5), .C0(N_95_3),
|
|
|
|
|
.B0(\FS[16] ), .A0(\FS[10] ), .M0(\Din_c[0] ), .CE(CmdUFMCLK_1_sqmuxa),
|
|
|
|
|
.CLK(PHI2_c), .F0(InitReady3), .Q0(CmdUFMSDI), .F1(N_95_3));
|
|
|
|
|
SLICE_75 SLICE_75( .D1(\Din_c[7] ), .B1(\Din_c[6] ), .A1(\Din_c[4] ),
|
|
|
|
|
.D0(\Din_c[1] ), .C0(N_128), .B0(\Din_c[5] ), .M1(CASr), .M0(nCCAS_c),
|
|
|
|
|
.CLK(RCLK_c), .F0(N_133), .Q0(CASr), .F1(N_128), .Q1(CASr2));
|
|
|
|
|
SLICE_76 SLICE_76( .D1(\Din_c[0] ), .B1(\Din_c[5] ), .D0(\MAin_c[0] ),
|
|
|
|
|
.C0(CmdEnable16_4), .B0(\Din_c[1] ), .A0(\Din_c[3] ), .M1(\Din_c[5] ),
|
|
|
|
|
.M0(\Din_c[4] ), .CLK(PHI2_c), .F0(CmdEnable16_0_a2_4), .Q0(\Bank[4] ),
|
|
|
|
|
.F1(CmdEnable16_4), .Q1(\Bank[5] ));
|
|
|
|
|
SLICE_77 SLICE_77( .D1(\Din_c[4] ), .A1(\Din_c[7] ), .D0(\Din_c[6] ),
|
|
|
|
|
.C0(\MAin_c[1] ), .B0(CmdEnable16_1), .A0(\Din_c[2] ), .M1(\Din_c[7] ),
|
|
|
|
|
.M0(\Din_c[6] ), .CLK(PHI2_c), .F0(CmdEnable16_0_a2_5), .Q0(\Bank[6] ),
|
|
|
|
|
.F1(CmdEnable16_1), .Q1(\Bank[7] ));
|
|
|
|
|
SLICE_78 SLICE_78( .D1(\Din_c[3] ), .B1(\Din_c[5] ), .D0(\MAin_c[1] ),
|
|
|
|
|
.C0(N_43), .B0(\Din_c[6] ), .A0(\Din_c[2] ), .M1(nCCAS_c), .M0(nCCAS_c),
|
|
|
|
|
.CLK(nCRAS_c), .F0(CmdEnable17_0_a2_4), .Q0(CBR), .F1(N_43), .Q1(CBR_fast));
|
|
|
|
|
SLICE_79 SLICE_79( .D1(CASr3), .B1(CASr2), .A1(Ready), .D0(CO0), .C0(\S[1] ),
|
|
|
|
|
.B0(m6_0_a2_2), .A0(CBR), .M1(\Din_c[1] ), .M0(\Din_c[0] ), .CLK(nCCAS_c),
|
|
|
|
|
.F0(G_17_1), .Q0(\WRD[0] ), .F1(m6_0_a2_2), .Q1(\WRD[1] ));
|
|
|
|
|
SLICE_80 SLICE_80( .D1(CASr2), .B1(CASr3), .D0(FWEr), .C0(CO0),
|
|
|
|
|
.B0(g4_0_0_0), .A0(CBR_fast), .M1(\MAin_c[9] ), .M0(\MAin_c[8] ),
|
|
|
|
|
.LSR(Ready_fast), .CLK(nCRAS_c), .F0(g0_1), .Q0(\RowA[8] ), .F1(g4_0_0_0),
|
|
|
|
|
.Q1(\RowA[9] ));
|
|
|
|
|
SLICE_81 SLICE_81( .D1(\FS[13] ), .C1(\FS[14] ), .B1(\FS[15] ),
|
|
|
|
|
.A1(\FS[17] ), .D0(\FS[13] ), .C0(\FS[17] ), .B0(\FS[15] ), .A0(\FS[12] ),
|
|
|
|
|
.M1(nFWE_c), .M0(nFWE_c), .CLK(nCRAS_c), .F0(N_95_5), .Q0(FWEr),
|
|
|
|
|
.F1(UFMSDI_ens2_i_o2_0_3), .Q1(FWEr_fast));
|
|
|
|
|
SLICE_82 SLICE_82( .D1(\Din_c[3] ), .C1(N_128), .B1(CmdLEDEN),
|
|
|
|
|
.A1(\Din_c[5] ), .D0(XOR8MEG18), .C0(\Din_c[3] ), .B0(N_128),
|
|
|
|
|
.A0(\Din_c[5] ), .M0(CASr2), .CLK(RCLK_c), .F0(CmdSubmitted_1_sqmuxa),
|
|
|
|
|
.Q0(CASr3), .F1(N_132));
|
|
|
|
|
SLICE_83 SLICE_83( .C1(\IS[1] ), .B1(\IS[3] ), .A1(\IS[2] ), .C0(\IS[1] ),
|
|
|
|
|
.B0(\IS[0] ), .A0(\IS[2] ), .M1(\CROW_c[1] ), .M0(\CROW_c[0] ),
|
|
|
|
|
.LSR(Ready_fast), .CLK(nCRAS_c), .F0(N_165), .Q0(\RBA_c[0] ), .F1(N_160),
|
|
|
|
|
.Q1(\RBA_c[1] ));
|
|
|
|
|
SLICE_84 SLICE_84( .D1(\FS[6] ), .C1(\FS[10] ), .B1(\FS[11] ), .A1(\FS[8] ),
|
|
|
|
|
.D0(\FS[7] ), .C0(\FS[10] ), .B0(\FS[1] ), .A0(\FS[6] ), .F0(N_137_6),
|
|
|
|
|
.F1(UFMSDI_ens2_i_a2_4_2));
|
|
|
|
|
SLICE_85 SLICE_85( .D1(\Din_c[4] ), .C1(\Din_c[0] ), .B1(\Din_c[1] ),
|
|
|
|
|
.A1(\Din_c[7] ), .D0(\Din_c[5] ), .C0(\Din_c[4] ), .B0(\Din_c[6] ),
|
|
|
|
|
.A0(\Din_c[7] ), .M1(\Din_c[3] ), .M0(\Din_c[2] ), .CLK(nCCAS_c),
|
|
|
|
|
.F0(un1_Din_4), .Q0(\WRD[2] ), .F1(CmdEnable17_0_a2_3), .Q1(\WRD[3] ));
|
|
|
|
|
SLICE_86 SLICE_86( .D1(nRowColSel), .A1(\MAin_c[9] ), .D0(nRowColSel),
|
|
|
|
|
.C0(\RowA[9] ), .A0(\MAin_c[9] ), .F0(\RA_c[9] ), .F1(RDQML_c));
|
|
|
|
|
SLICE_87 SLICE_87( .D1(UFMSDI_ens2_i_a0), .B1(N_151), .A1(CmdUFMSDI),
|
|
|
|
|
.D0(N_151), .C0(\FS[9] ), .B0(\FS[11] ), .A0(\FS[4] ), .F0(N_137_8),
|
|
|
|
|
.F1(UFMSDI_r_xx_mm_1));
|
|
|
|
|
SLICE_88 SLICE_88( .D1(\MAin_c[2] ), .C1(nFWE_c), .B1(\MAin_c[3] ),
|
|
|
|
|
.C0(nFWE_c), .A0(nCCAS_c), .M1(\MAin_c[7] ), .M0(\MAin_c[6] ),
|
|
|
|
|
.LSR(Ready_fast), .CLK(nCRAS_c), .F0(RD_1_i), .Q0(\RowA[6] ),
|
|
|
|
|
.F1(C1WR_0_a2_0_3), .Q1(\RowA[7] ));
|
|
|
|
|
SLICE_89 SLICE_89( .D1(nRowColSel), .C1(\MAin_c[9] ), .D0(nRowColSel),
|
|
|
|
|
.B0(\MAin_c[8] ), .A0(\RowA[8] ), .F0(\RA_c[8] ), .F1(RDQMH_c));
|
|
|
|
|
SLICE_90 SLICE_90( .D1(\MAin_c[0] ), .C1(\MAin_c[1] ), .B1(N_147),
|
|
|
|
|
.D0(\MAin_c[0] ), .B0(\RowA[0] ), .A0(nRowColSel), .F0(\RA_c[0] ),
|
|
|
|
|
.F1(un1_CMDWR));
|
|
|
|
|
SLICE_91 SLICE_91( .D1(\MAin_c[7] ), .C1(nRowColSel), .A1(\RowA[7] ),
|
|
|
|
|
.D0(\RowA[1] ), .C0(nRowColSel), .B0(\MAin_c[1] ), .F0(\RA_c[1] ),
|
|
|
|
|
.F1(\RA_c[7] ));
|
|
|
|
|
SLICE_92 SLICE_92( .D1(\RowA[6] ), .C1(nRowColSel), .A1(\MAin_c[6] ),
|
|
|
|
|
.D0(\MAin_c[2] ), .C0(nRowColSel), .B0(\RowA[2] ), .F0(\RA_c[2] ),
|
|
|
|
|
.F1(\RA_c[6] ));
|
|
|
|
|
SLICE_93 SLICE_93( .C1(\MAin_c[5] ), .B1(\RowA[5] ), .A1(nRowColSel),
|
|
|
|
|
.D0(\MAin_c[3] ), .B0(nRowColSel), .A0(\RowA[3] ), .F0(\RA_c[3] ),
|
|
|
|
|
.F1(\RA_c[5] ));
|
|
|
|
|
SLICE_94 SLICE_94( .B1(N_155), .A1(Ready), .C0(\S[1] ), .A0(Ready),
|
|
|
|
|
.M0(\IS[0] ), .LSR(RA10s_i), .CLK(RCLK_c), .F0(RCKEEN_8_u_0_a2_1_out),
|
|
|
|
|
.Q0(\RA_c[10] ), .F1(N_159_i));
|
|
|
|
|
RD_0_ \RD[0]_I ( .PADDI(\RD_in[0] ), .PADDT(RD_1_i), .PADDO(\WRD[0] ),
|
|
|
|
|
.RD0(RD[0]));
|
|
|
|
|
Dout_0_ \Dout[0]_I ( .PADDO(\RD_in[0] ), .Dout0(Dout[0]));
|
|
|
|
|
PHI2 PHI2_I( .PADDI(PHI2_c), .PHI2(PHI2));
|
|
|
|
|
UFMSDO UFMSDO_I( .PADDI(UFMSDO_c), .UFMSDO(UFMSDO));
|
|
|
|
|
UFMSDI UFMSDI_I( .PADDO(UFMSDI_c), .UFMSDI(UFMSDI));
|
|
|
|
|
UFMCLK UFMCLK_I( .PADDO(UFMCLK_c), .UFMCLK(UFMCLK));
|
|
|
|
|
nUFMCS nUFMCS_I( .PADDO(nUFMCS_c), .nUFMCS(nUFMCS));
|
|
|
|
|
RDQML RDQML_I( .PADDO(RDQML_c), .RDQML(RDQML));
|
|
|
|
|
RDQMH RDQMH_I( .PADDO(RDQMH_c), .RDQMH(RDQMH));
|
|
|
|
|
nRCAS nRCAS_I( .PADDO(nRCAS_c), .nRCAS(nRCAS));
|
|
|
|
|
nRRAS nRRAS_I( .PADDO(nRRAS_c), .nRRAS(nRRAS));
|
|
|
|
|
nRWE nRWE_I( .PADDO(nRWE_c), .nRWE(nRWE));
|
|
|
|
|
RCKE RCKE_I( .PADDO(RCKE_c), .RCKE(RCKE));
|
|
|
|
|
RCLK RCLK_I( .PADDI(RCLK_c), .RCLK(RCLK));
|
|
|
|
|
nRCS nRCS_I( .PADDO(nRCS_c), .nRCS(nRCS));
|
|
|
|
|
RD_7_ \RD[7]_I ( .PADDI(\RD_in[7] ), .PADDT(RD_1_i), .PADDO(\WRD[7] ),
|
|
|
|
|
.RD7(RD[7]));
|
|
|
|
|
RD_6_ \RD[6]_I ( .PADDI(\RD_in[6] ), .PADDT(RD_1_i), .PADDO(\WRD[6] ),
|
|
|
|
|
.RD6(RD[6]));
|
|
|
|
|
RD_5_ \RD[5]_I ( .PADDI(\RD_in[5] ), .PADDT(RD_1_i), .PADDO(\WRD[5] ),
|
|
|
|
|
.RD5(RD[5]));
|
|
|
|
|
RD_4_ \RD[4]_I ( .PADDI(\RD_in[4] ), .PADDT(RD_1_i), .PADDO(\WRD[4] ),
|
|
|
|
|
.RD4(RD[4]));
|
|
|
|
|
RD_3_ \RD[3]_I ( .PADDI(\RD_in[3] ), .PADDT(RD_1_i), .PADDO(\WRD[3] ),
|
|
|
|
|
.RD3(RD[3]));
|
|
|
|
|
RD_2_ \RD[2]_I ( .PADDI(\RD_in[2] ), .PADDT(RD_1_i), .PADDO(\WRD[2] ),
|
|
|
|
|
.RD2(RD[2]));
|
|
|
|
|
RD_1_ \RD[1]_I ( .PADDI(\RD_in[1] ), .PADDT(RD_1_i), .PADDO(\WRD[1] ),
|
|
|
|
|
.RD1(RD[1]));
|
|
|
|
|
RA_11_ \RA[11]_I ( .PADDO(\RA_c[11] ), .RA11(RA[11]));
|
|
|
|
|
RA_10_ \RA[10]_I ( .PADDO(\RA_c[10] ), .RA10(RA[10]));
|
|
|
|
|
RA_9_ \RA[9]_I ( .PADDO(\RA_c[9] ), .RA9(RA[9]));
|
|
|
|
|
RA_8_ \RA[8]_I ( .PADDO(\RA_c[8] ), .RA8(RA[8]));
|
|
|
|
|
RA_7_ \RA[7]_I ( .PADDO(\RA_c[7] ), .RA7(RA[7]));
|
|
|
|
|
RA_6_ \RA[6]_I ( .PADDO(\RA_c[6] ), .RA6(RA[6]));
|
|
|
|
|
RA_5_ \RA[5]_I ( .PADDO(\RA_c[5] ), .RA5(RA[5]));
|
|
|
|
|
RA_4_ \RA[4]_I ( .PADDO(\RA_c[4] ), .RA4(RA[4]));
|
|
|
|
|
RA_3_ \RA[3]_I ( .PADDO(\RA_c[3] ), .RA3(RA[3]));
|
|
|
|
|
RA_2_ \RA[2]_I ( .PADDO(\RA_c[2] ), .RA2(RA[2]));
|
|
|
|
|
RA_1_ \RA[1]_I ( .PADDO(\RA_c[1] ), .RA1(RA[1]));
|
|
|
|
|
RA_0_ \RA[0]_I ( .PADDO(\RA_c[0] ), .RA0(RA[0]));
|
|
|
|
|
RBA_1_ \RBA[1]_I ( .PADDO(\RBA_c[1] ), .RBA1(RBA[1]));
|
|
|
|
|
RBA_0_ \RBA[0]_I ( .PADDO(\RBA_c[0] ), .RBA0(RBA[0]));
|
|
|
|
|
LED LED_I( .PADDO(LED_c), .LED(LED));
|
|
|
|
|
nFWE nFWE_I( .PADDI(nFWE_c), .nFWE(nFWE));
|
|
|
|
|
nCRAS nCRAS_I( .PADDI(nCRAS_c), .nCRAS(nCRAS));
|
|
|
|
|
nCCAS nCCAS_I( .PADDI(nCCAS_c), .nCCAS(nCCAS));
|
|
|
|
|
Dout_7_ \Dout[7]_I ( .PADDO(\RD_in[7] ), .Dout7(Dout[7]));
|
|
|
|
|
Dout_6_ \Dout[6]_I ( .PADDO(\RD_in[6] ), .Dout6(Dout[6]));
|
|
|
|
|
Dout_5_ \Dout[5]_I ( .PADDO(\RD_in[5] ), .Dout5(Dout[5]));
|
|
|
|
|
Dout_4_ \Dout[4]_I ( .PADDO(\RD_in[4] ), .Dout4(Dout[4]));
|
|
|
|
|
Dout_3_ \Dout[3]_I ( .PADDO(\RD_in[3] ), .Dout3(Dout[3]));
|
|
|
|
|
Dout_2_ \Dout[2]_I ( .PADDO(\RD_in[2] ), .Dout2(Dout[2]));
|
|
|
|
|
Dout_1_ \Dout[1]_I ( .PADDO(\RD_in[1] ), .Dout1(Dout[1]));
|
|
|
|
|
Din_7_ \Din[7]_I ( .PADDI(\Din_c[7] ), .Din7(Din[7]));
|
|
|
|
|
Din_6_ \Din[6]_I ( .PADDI(\Din_c[6] ), .Din6(Din[6]));
|
|
|
|
|
Din_5_ \Din[5]_I ( .PADDI(\Din_c[5] ), .Din5(Din[5]));
|
|
|
|
|
Din_4_ \Din[4]_I ( .PADDI(\Din_c[4] ), .Din4(Din[4]));
|
|
|
|
|
Din_3_ \Din[3]_I ( .PADDI(\Din_c[3] ), .Din3(Din[3]));
|
|
|
|
|
Din_2_ \Din[2]_I ( .PADDI(\Din_c[2] ), .Din2(Din[2]));
|
|
|
|
|
Din_1_ \Din[1]_I ( .PADDI(\Din_c[1] ), .Din1(Din[1]));
|
|
|
|
|
Din_0_ \Din[0]_I ( .PADDI(\Din_c[0] ), .Din0(Din[0]));
|
|
|
|
|
CROW_1_ \CROW[1]_I ( .PADDI(\CROW_c[1] ), .CROW1(CROW[1]));
|
|
|
|
|
CROW_0_ \CROW[0]_I ( .PADDI(\CROW_c[0] ), .CROW0(CROW[0]));
|
|
|
|
|
MAin_9_ \MAin[9]_I ( .PADDI(\MAin_c[9] ), .MAin9(MAin[9]));
|
|
|
|
|
MAin_8_ \MAin[8]_I ( .PADDI(\MAin_c[8] ), .MAin8(MAin[8]));
|
|
|
|
|
MAin_7_ \MAin[7]_I ( .PADDI(\MAin_c[7] ), .MAin7(MAin[7]));
|
|
|
|
|
MAin_6_ \MAin[6]_I ( .PADDI(\MAin_c[6] ), .MAin6(MAin[6]));
|
|
|
|
|
MAin_5_ \MAin[5]_I ( .PADDI(\MAin_c[5] ), .MAin5(MAin[5]));
|
|
|
|
|
MAin_4_ \MAin[4]_I ( .PADDI(\MAin_c[4] ), .MAin4(MAin[4]));
|
|
|
|
|
MAin_3_ \MAin[3]_I ( .PADDI(\MAin_c[3] ), .MAin3(MAin[3]));
|
|
|
|
|
MAin_2_ \MAin[2]_I ( .PADDI(\MAin_c[2] ), .MAin2(MAin[2]));
|
|
|
|
|
MAin_1_ \MAin[1]_I ( .PADDI(\MAin_c[1] ), .MAin1(MAin[1]));
|
|
|
|
|
MAin_0_ \MAin[0]_I ( .PADDI(\MAin_c[0] ), .MAin0(MAin[0]));
|
|
|
|
|
VHI VHI_INST( .Z(VCCI));
|
|
|
|
|
PUR PUR_INST( .PUR(VCCI));
|
|
|
|
|
GSR GSR_INST( .GSR(VCCI));
|
|
|
|
|
VLO VLO_INST( .Z(GNDI_TSALL));
|
|
|
|
|
TSALL TSALL_INST( .TSALL(GNDI_TSALL));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_0 ( input A1, A0, CLK, output Q0, Q1, FCO );
|
|
|
|
|
wire VCCI, \SLICE_0/FS_cry_0[0]_S1 , GNDI, \SLICE_0/FS_cry_0[0]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[1] ( .D0(VCCI), .D1(\SLICE_0/FS_cry_0[0]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[0] ( .D0(VCCI), .D1(\SLICE_0/FS_cry_0[0]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu2 \FS_cry_0[0] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(VCCI),
|
|
|
|
|
.S0(\SLICE_0/FS_cry_0[0]_S0 ), .S1(\SLICE_0/FS_cry_0[0]_S1 ), .CO0(),
|
|
|
|
|
.CO1(FCO));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(A1 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );
|
|
|
|
|
|
|
|
|
|
FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
|
|
|
|
|
defparam INST01.GSR = "DISABLED";
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module vcc ( output PWR1 );
|
|
|
|
|
|
|
|
|
|
VHI INST1( .Z(PWR1));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module gnd ( output PWR0 );
|
|
|
|
|
|
|
|
|
|
VLO INST1( .Z(PWR0));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO0,
|
|
|
|
|
CO1 );
|
|
|
|
|
|
|
|
|
|
CCU2 inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1),
|
|
|
|
|
.C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT0(CO0), .COUT1(CO1));
|
|
|
|
|
defparam inst1.INIT0 = 16'h300a;
|
|
|
|
|
defparam inst1.INIT1 = 16'h300a;
|
|
|
|
|
defparam inst1.INJECT1_0 = "NO";
|
|
|
|
|
defparam inst1.INJECT1_1 = "NO";
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_1 ( input A1, A0, CLK, FCI, output Q0, Q1 );
|
|
|
|
|
wire VCCI, \SLICE_1/FS_cry_0[16]_S1 , GNDI, \SLICE_1/FS_cry_0[16]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly, FCI_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[17] ( .D0(VCCI), .D1(\SLICE_1/FS_cry_0[16]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[16] ( .D0(VCCI), .D1(\SLICE_1/FS_cry_0[16]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu20001 \FS_cry_0[16] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI_dly),
|
|
|
|
|
.S0(\SLICE_1/FS_cry_0[16]_S0 ), .S1(\SLICE_1/FS_cry_0[16]_S1 ), .CO0(),
|
|
|
|
|
.CO1());
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
$setuphold (posedge CLK, FCI, 0:0:0, 0:0:0,,,, CLK_dly, FCI_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO0,
|
|
|
|
|
CO1 );
|
|
|
|
|
|
|
|
|
|
CCU2 inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1),
|
|
|
|
|
.C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT0(CO0), .COUT1(CO1));
|
|
|
|
|
defparam inst1.INIT0 = 16'h300a;
|
|
|
|
|
defparam inst1.INIT1 = 16'h5002;
|
|
|
|
|
defparam inst1.INJECT1_0 = "NO";
|
|
|
|
|
defparam inst1.INJECT1_1 = "NO";
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_2 ( input A1, A0, CLK, FCI, output Q0, Q1, FCO );
|
|
|
|
|
wire VCCI, \SLICE_2/FS_cry_0[14]_S1 , GNDI, \SLICE_2/FS_cry_0[14]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly, FCI_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[15] ( .D0(VCCI), .D1(\SLICE_2/FS_cry_0[14]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[14] ( .D0(VCCI), .D1(\SLICE_2/FS_cry_0[14]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu2 \FS_cry_0[14] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI_dly),
|
|
|
|
|
.S0(\SLICE_2/FS_cry_0[14]_S0 ), .S1(\SLICE_2/FS_cry_0[14]_S1 ), .CO0(),
|
|
|
|
|
.CO1(FCO));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(A1 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
(FCI => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
$setuphold (posedge CLK, FCI, 0:0:0, 0:0:0,,,, CLK_dly, FCI_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_3 ( input A1, A0, CLK, FCI, output Q0, Q1, FCO );
|
|
|
|
|
wire VCCI, \SLICE_3/FS_cry_0[12]_S1 , GNDI, \SLICE_3/FS_cry_0[12]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly, FCI_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[13] ( .D0(VCCI), .D1(\SLICE_3/FS_cry_0[12]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[12] ( .D0(VCCI), .D1(\SLICE_3/FS_cry_0[12]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu2 \FS_cry_0[12] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI_dly),
|
|
|
|
|
.S0(\SLICE_3/FS_cry_0[12]_S0 ), .S1(\SLICE_3/FS_cry_0[12]_S1 ), .CO0(),
|
|
|
|
|
.CO1(FCO));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(A1 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
(FCI => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
$setuphold (posedge CLK, FCI, 0:0:0, 0:0:0,,,, CLK_dly, FCI_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_4 ( input A1, A0, CLK, FCI, output Q0, Q1, FCO );
|
|
|
|
|
wire VCCI, \SLICE_4/FS_cry_0[10]_S1 , GNDI, \SLICE_4/FS_cry_0[10]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly, FCI_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[11] ( .D0(VCCI), .D1(\SLICE_4/FS_cry_0[10]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[10] ( .D0(VCCI), .D1(\SLICE_4/FS_cry_0[10]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu2 \FS_cry_0[10] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI_dly),
|
|
|
|
|
.S0(\SLICE_4/FS_cry_0[10]_S0 ), .S1(\SLICE_4/FS_cry_0[10]_S1 ), .CO0(),
|
|
|
|
|
.CO1(FCO));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(A1 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
(FCI => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
$setuphold (posedge CLK, FCI, 0:0:0, 0:0:0,,,, CLK_dly, FCI_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_5 ( input A1, A0, CLK, FCI, output Q0, Q1, FCO );
|
|
|
|
|
wire VCCI, \SLICE_5/FS_cry_0[8]_S1 , GNDI, \SLICE_5/FS_cry_0[8]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly, FCI_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[9] ( .D0(VCCI), .D1(\SLICE_5/FS_cry_0[8]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[8] ( .D0(VCCI), .D1(\SLICE_5/FS_cry_0[8]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu2 \FS_cry_0[8] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI_dly),
|
|
|
|
|
.S0(\SLICE_5/FS_cry_0[8]_S0 ), .S1(\SLICE_5/FS_cry_0[8]_S1 ), .CO0(),
|
|
|
|
|
.CO1(FCO));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(A1 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
(FCI => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
$setuphold (posedge CLK, FCI, 0:0:0, 0:0:0,,,, CLK_dly, FCI_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_6 ( input A1, A0, CLK, FCI, output Q0, Q1, FCO );
|
|
|
|
|
wire VCCI, \SLICE_6/FS_cry_0[6]_S1 , GNDI, \SLICE_6/FS_cry_0[6]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly, FCI_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[7] ( .D0(VCCI), .D1(\SLICE_6/FS_cry_0[6]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[6] ( .D0(VCCI), .D1(\SLICE_6/FS_cry_0[6]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu2 \FS_cry_0[6] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI_dly),
|
|
|
|
|
.S0(\SLICE_6/FS_cry_0[6]_S0 ), .S1(\SLICE_6/FS_cry_0[6]_S1 ), .CO0(),
|
|
|
|
|
.CO1(FCO));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(A1 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
(FCI => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
$setuphold (posedge CLK, FCI, 0:0:0, 0:0:0,,,, CLK_dly, FCI_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_7 ( input A1, A0, CLK, FCI, output Q0, Q1, FCO );
|
|
|
|
|
wire VCCI, \SLICE_7/FS_cry_0[4]_S1 , GNDI, \SLICE_7/FS_cry_0[4]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly, FCI_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[5] ( .D0(VCCI), .D1(\SLICE_7/FS_cry_0[4]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[4] ( .D0(VCCI), .D1(\SLICE_7/FS_cry_0[4]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu2 \FS_cry_0[4] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI_dly),
|
|
|
|
|
.S0(\SLICE_7/FS_cry_0[4]_S0 ), .S1(\SLICE_7/FS_cry_0[4]_S1 ), .CO0(),
|
|
|
|
|
.CO1(FCO));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(A1 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
(FCI => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
$setuphold (posedge CLK, FCI, 0:0:0, 0:0:0,,,, CLK_dly, FCI_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_8 ( input A1, A0, CLK, FCI, output Q0, Q1, FCO );
|
|
|
|
|
wire VCCI, \SLICE_8/FS_cry_0[2]_S1 , GNDI, \SLICE_8/FS_cry_0[2]_S0 ,
|
|
|
|
|
A1_dly, CLK_dly, A0_dly, FCI_dly;
|
|
|
|
|
|
|
|
|
|
vmuxregsre \FS[3] ( .D0(VCCI), .D1(\SLICE_8/FS_cry_0[2]_S1 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \FS[2] ( .D0(VCCI), .D1(\SLICE_8/FS_cry_0[2]_S0 ), .SD(VCCI),
|
|
|
|
|
.SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
ccu2 \FS_cry_0[2] ( .A0(A0_dly), .B0(GNDI), .C0(GNDI), .D0(GNDI),
|
|
|
|
|
.A1(A1_dly), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI_dly),
|
|
|
|
|
.S0(\SLICE_8/FS_cry_0[2]_S0 ), .S1(\SLICE_8/FS_cry_0[2]_S1 ), .CO0(),
|
|
|
|
|
.CO1(FCO));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(A1 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
(FCI => FCO) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, A1, 0:0:0, 0:0:0,,,, CLK_dly, A1_dly);
|
|
|
|
|
$setuphold (posedge CLK, A0, 0:0:0, 0:0:0,,,, CLK_dly, A0_dly);
|
|
|
|
|
$setuphold (posedge CLK, FCI, 0:0:0, 0:0:0,,,, CLK_dly, FCI_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_9 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0,
|
|
|
|
|
F1 );
|
|
|
|
|
wire VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut4 CmdEnable17_0_a2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40002 ADSubmitted_r( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre ADSubmitted( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut4 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40002 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h3130) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module inverter ( input I, output Z );
|
|
|
|
|
|
|
|
|
|
INV INST1( .A(I), .Z(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_14 ( input D1, C1, A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0,
|
|
|
|
|
F1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40003 CmdEnable16_0_a2( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40004 C1Submitted_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre C1Submitted( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40003 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hA000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40004 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hF4FC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_19 ( input D1, C1, B1, A1, C0, A0, DI0, LSR, CLK, output F0, Q0,
|
|
|
|
|
F1 );
|
|
|
|
|
wire GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40005 Ready_0_sqmuxa_0_a3_2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40006 \S_RNO[0] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre0007 \S[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40005 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40006 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hF5F5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module vmuxregsre0007 ( input D0, D1, SD, SP, CK, LSR, output Q );
|
|
|
|
|
|
|
|
|
|
FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
|
|
|
|
|
defparam INST01.GSR = "DISABLED";
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_20 ( input B1, A1, D0, C0, B0, A0, DI0, M0, CLK, output OFX0, Q0 );
|
|
|
|
|
wire GNDI, \SLICE_20/SLICE_20_K1_H1 , \SLICE_20/CmdEnable_s/GATE_H0 , VCCI,
|
|
|
|
|
CLK_NOTIN, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40008 SLICE_20_K1( .A(A1), .B(B1), .C(GNDI), .D(GNDI),
|
|
|
|
|
.Z(\SLICE_20/SLICE_20_K1_H1 ));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40009 \CmdEnable_s/GATE ( .A(A0), .B(B0), .C(C0), .D(D0),
|
|
|
|
|
.Z(\SLICE_20/CmdEnable_s/GATE_H0 ));
|
|
|
|
|
vmuxregsre CmdEnable( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
selmux2 SLICE_20_K0K1MUX( .D0(\SLICE_20/CmdEnable_s/GATE_H0 ),
|
|
|
|
|
.D1(\SLICE_20/SLICE_20_K1_H1 ), .SD(M0), .Z(OFX0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(B1 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(M0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40008 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40009 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hEA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module selmux2 ( input D0, D1, SD, output Z );
|
|
|
|
|
|
|
|
|
|
MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_21 ( input D1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0,
|
|
|
|
|
Q0, F1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40010 Cmdn8MEGEN_4_u_i_a2_2( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40011 CmdLEDEN_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre CmdLEDEN( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40010 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40011 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0023) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_22 ( input D1, C1, B1, A1, C0, A0, DI0, CLK, output F0, Q0, F1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40012 un1_FS_14_i_a2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40013 CmdSubmitted_RNO( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre CmdSubmitted( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40012 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40013 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_26 ( input D1, C1, B1, A1, D0, C0, A0, DI0, CE, CLK, output F0,
|
|
|
|
|
Q0, F1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40014 Cmdn8MEGEN_4_u_i_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40015 Cmdn8MEGEN_RNO( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre Cmdn8MEGEN( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40014 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h33AB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40015 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0F05) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_29 ( input D1, C1, B1, A1, D0, B0, A0, DI0, CLK, output F0, Q0,
|
|
|
|
|
F1 );
|
|
|
|
|
wire GNDI, VCCI, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40016 nRRAS_5_u_i( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40017 \IS_RNO[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \IS[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40016 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFF54) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40017 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hEE11) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_30 ( input D1, B1, A1, D0, A0, DI1, DI0, CE, CLK, output F0, Q0,
|
|
|
|
|
F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40018 \IS_RNO[2] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40019 IS_n1_0_x2( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre \IS[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
vmuxregsre \IS[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40018 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h66AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40019 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_31 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output
|
|
|
|
|
F0, Q0, F1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40020 RA10_RNO( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40021 \IS_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre \IS[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40020 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40021 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_32 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
|
|
|
|
|
wire GNDI, VCCI, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40022 UFMSDI_ens2_i_a0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40023 InitReady_RNO( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre InitReady( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40022 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h5155) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40023 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_33 ( input D1, C1, A1, D0, C0, A0, DI0, CE, CLK, output F0, Q0,
|
|
|
|
|
F1 );
|
|
|
|
|
wire GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40024 LED_pad_RNO( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40025 LEDEN_5_i_m2( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre LEDEN( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40024 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFFAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40025 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hA0AF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_39 ( input D1, A1, D0, C0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
|
|
|
|
|
wire GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40026 XOR8MEG_3_u_0_a3_0( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40027 RA11_2( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0007 RA11( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40026 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h00AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40027 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hA5AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_41 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CLK, output
|
|
|
|
|
F0, Q0, F1, Q1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;
|
|
|
|
|
|
|
|
|
|
lut40028 RCKEEN_8_u_1_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40029 RCKEEN_8_u( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre PHI2r2( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre RCKEEN( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40028 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h2DAD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40029 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hCCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_42 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CLK, output
|
|
|
|
|
F0, Q0, F1, Q1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;
|
|
|
|
|
|
|
|
|
|
lut40030 nRWE_RNO_5( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40031 RCKE_2_0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre PHI2r( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly),
|
|
|
|
|
.LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre RCKE( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly),
|
|
|
|
|
.LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40030 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40031 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFE50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_43 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CLK, output
|
|
|
|
|
F0, Q0, F1, Q1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;
|
|
|
|
|
|
|
|
|
|
lut40032 RCKEEN_8_u_RNO( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40033 Ready_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre PHI2r3( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre Ready( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40032 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h3704) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40033 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hF2F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_44 ( input D1, C1, B1, A1, C0, A0, DI0, M1, CLK, output F0, Q0,
|
|
|
|
|
F1, Q1 );
|
|
|
|
|
wire GNDI, M1_NOTIN, VCCI, DI0_dly, CLK_dly, M1_dly;
|
|
|
|
|
|
|
|
|
|
lut40034 Ready_0_sqmuxa_0_a3( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40013 Ready_fast_RNO( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre RASr( .D0(M1_NOTIN), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
inverter M1_INVERTERIN( .I(M1_dly), .Z(M1_NOTIN));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
vmuxregsre Ready_fast( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40034 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_50 ( input D1, C1, B1, C0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
|
|
|
|
|
wire GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40035 nRowColSel_RNO( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40013 \S_0_i_o2[1] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
vmuxregsre0007 \S[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40035 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_51 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CLK, output
|
|
|
|
|
F0, Q0, F1, Q1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;
|
|
|
|
|
|
|
|
|
|
lut40036 UFMCLK_RNO_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40037 UFMCLK_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre RASr2( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly),
|
|
|
|
|
.LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre UFMCLK( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40036 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hABEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40037 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h1302) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_52 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CLK, output
|
|
|
|
|
F0, Q0, F1, Q1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;
|
|
|
|
|
|
|
|
|
|
lut40038 PHI2r3_RNITCN41( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40039 UFMSDI_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre RASr3( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly),
|
|
|
|
|
.LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre UFMSDI( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40038 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h33B3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40039 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h5404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_55 ( input D0, B0, A0, M1, M0, CLK, output F0, Q0, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40040 \un9_RA[4] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \WRD[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
vmuxregsre \WRD[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40040 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hEE22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_56 ( input D1, C1, B1, A1, D0, C0, B0, M1, M0, CLK, output F0, Q0,
|
|
|
|
|
F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40041 C1WR_0_a2_0_11( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40042 UFMSDI_ens2_i_o2( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \WRD[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
vmuxregsre \WRD[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40041 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40042 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h3C0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output
|
|
|
|
|
F0, Q0, F1 );
|
|
|
|
|
wire VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40043 XOR8MEG_3_u_0_a3_2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40044 XOR8MEG_3_u_0_a3_3( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre XOR8MEG( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40043 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40044 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hBAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_58 ( input D1, C1, A1, D0, C0, B0, DI0, CE, CLK, output F0, Q0,
|
|
|
|
|
F1 );
|
|
|
|
|
wire GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40045 UFMSDI_en_ss0_0_a2_0( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40046 n8MEGEN_5_i_m2( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre n8MEGEN( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40045 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0005) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40046 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hC0CF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_59 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0,
|
|
|
|
|
Q0, F1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40047 un1_nRCAS_6_sqmuxa_i_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40048 nRCAS_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0049 nRCAS( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40047 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h3F1D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40048 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h5510) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module vmuxregsre0049 ( input D0, D1, SD, SP, CK, LSR, output Q );
|
|
|
|
|
|
|
|
|
|
FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
|
|
|
|
|
defparam INST01.GSR = "DISABLED";
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_60 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0,
|
|
|
|
|
Q0, F1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40050 nRCS_RNO_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40051 nRCS_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0049 nRCS( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40050 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hBFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40051 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h3233) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0,
|
|
|
|
|
Q0, F1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40052 nRRAS_5_u_i_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40053 nRRAS_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0049 nRRAS( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40052 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h00C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40053 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h3031) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0,
|
|
|
|
|
Q0, F1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40054 nRCAS_0_sqmuxa_1_0_a3( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40055 nRWE_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0049 nRWE( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40054 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40055 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hF2F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output
|
|
|
|
|
F0, Q0, F1 );
|
|
|
|
|
wire VCCI, DI0_dly, CLK_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40056 nRowColSel_0_0_a3_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40057 nRowColSel_0_0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0007 nRowColSel( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40056 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40057 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hF4F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0,
|
|
|
|
|
Q0, F1 );
|
|
|
|
|
wire VCCI, GNDI, DI0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40058 nUFMCS15_0_a2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40059 nUFMCS_s_0_N_5_i( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0049 nUFMCS( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40058 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40059 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hDDFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nRWE_RNO_1_SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output
|
|
|
|
|
OFX0 );
|
|
|
|
|
wire \nRWE_RNO_1/SLICE_65/nRWE_RNO_1/SLICE_65_K1_H1 ,
|
|
|
|
|
\nRWE_RNO_1/SLICE_65/nRWE_RNO_1/GATE_H0 ;
|
|
|
|
|
|
|
|
|
|
lut40060 \nRWE_RNO_1/SLICE_65_K1 ( .A(A1), .B(B1), .C(C1), .D(D1),
|
|
|
|
|
.Z(\nRWE_RNO_1/SLICE_65/nRWE_RNO_1/SLICE_65_K1_H1 ));
|
|
|
|
|
lut40061 \nRWE_RNO_1/GATE ( .A(A0), .B(B0), .C(C0), .D(D0),
|
|
|
|
|
.Z(\nRWE_RNO_1/SLICE_65/nRWE_RNO_1/GATE_H0 ));
|
|
|
|
|
selmux2 \nRWE_RNO_1/SLICE_65_K0K1MUX (
|
|
|
|
|
.D0(\nRWE_RNO_1/SLICE_65/nRWE_RNO_1/GATE_H0 ),
|
|
|
|
|
.D1(\nRWE_RNO_1/SLICE_65/nRWE_RNO_1/SLICE_65_K1_H1 ), .SD(M0), .Z(OFX0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
(M0 => OFX0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40060 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40061 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_66 ( input D1, C1, B1, D0, C0, B0, A0, M1, M0, LSR, CLK, output
|
|
|
|
|
F0, Q0, F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40062 nUFMCS_s_0_N_5_i_N_2L1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40063 UFMCLK_r_i_a2_2_2( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0007 \RowA[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
vmuxregsre0007 \RowA[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40062 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0F03) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40063 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK,
|
|
|
|
|
output F0, Q0, F1, Q1 );
|
|
|
|
|
wire VCCI, GNDI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40064 CmdUFMCLK_1_sqmuxa_0_a2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40065 XOR8MEG18_0_a2( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0066 \RowA[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
vmuxregsre0007 \RowA[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40064 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40065 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module vmuxregsre0066 ( input D0, D1, SD, SP, CK, LSR, output Q );
|
|
|
|
|
|
|
|
|
|
FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
|
|
|
|
|
defparam INST01.GSR = "DISABLED";
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
|
|
|
|
|
|
|
|
|
|
lut40067 un1_FS_14_i_a2_0_1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40068 un1_FS_14_i_0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40067 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40068 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
|
|
|
|
|
|
|
|
|
|
lut40069 un1_FS_13_i_a2_1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40070 un1_FS_13_i_0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40069 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40070 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_70 ( input D1, C1, B1, A1, C0, A0, M1, M0, CLK, output F0, Q0, F1,
|
|
|
|
|
Q1 );
|
|
|
|
|
wire GNDI, VCCI, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40071 C1WR_0_a2_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40072 C1WR_0_a2( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \Bank[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
vmuxregsre \Bank[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40071 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40072 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0,
|
|
|
|
|
Q0, F1, Q1 );
|
|
|
|
|
wire VCCI, GNDI, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40073 C1WR_0_a2_0_4( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40074 C1WR_0_a2_0_10( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre \Bank[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre \Bank[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40073 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40074 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_72 ( input D1, C1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, output
|
|
|
|
|
F0, Q0, F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40075 UFMSDI_ens2_i_o2_0( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40076 UFMCLK_r_i_m2( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0007 \RowA[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
vmuxregsre0007 \RowA[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40075 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFFFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40076 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hACA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_73 ( input D1, C1, B1, A1, C0, A0, M1, M0, CE, CLK, output F0, Q0,
|
|
|
|
|
F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, M1_dly, CLK_dly, M0_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40077 IS_0_sqmuxa_0_o2_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40013 IS_0_sqmuxa_0_o2( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
vmuxregsre CmdUFMCS( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
vmuxregsre CmdUFMCLK( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40077 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFBFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_74 ( input B1, A1, D0, C0, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly, CE_dly;
|
|
|
|
|
|
|
|
|
|
lut40078 InitReady3_0_a2_3( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40079 InitReady3_0_a2( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre CmdUFMSDI( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40078 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40079 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_75 ( input D1, B1, A1, D0, C0, B0, M1, M0, CLK, output F0, Q0, F1,
|
|
|
|
|
Q1 );
|
|
|
|
|
wire GNDI, VCCI, M0_NOTIN, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40080 Cmdn8MEGEN_4_u_i_o2_0( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40081 CmdLEDEN_4_u_i_a2_0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre CASr2( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly),
|
|
|
|
|
.LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
vmuxregsre CASr( .D0(M0_NOTIN), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
inverter M0_INVERTERIN( .I(M0_dly), .Z(M0_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40080 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFFDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40081 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0003) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_76 ( input D1, B1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, F1,
|
|
|
|
|
Q1 );
|
|
|
|
|
wire GNDI, VCCI, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40082 CmdEnable16_0_a2_4( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40083 CmdEnable16_0_a2_4_0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre \Bank[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
vmuxregsre \Bank[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40082 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h3300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40083 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_77 ( input D1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, F1,
|
|
|
|
|
Q1 );
|
|
|
|
|
wire GNDI, VCCI, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40084 CmdEnable16_0_a2_1( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40085 CmdEnable16_0_a2_5( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre \Bank[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
vmuxregsre \Bank[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40084 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h00AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40085 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_78 ( input D1, B1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, F1,
|
|
|
|
|
Q1 );
|
|
|
|
|
wire GNDI, M1_NOTIN, VCCI, CLK_NOTIN, M0_NOTIN, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40086 CmdEnable17_0_o2( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40087 CmdEnable17_0_a2_4( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre CBR_fast( .D0(M1_NOTIN), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
inverter M1_INVERTERIN( .I(M1_dly), .Z(M1_NOTIN));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
vmuxregsre CBR( .D0(M0_NOTIN), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
inverter M0_INVERTERIN( .I(M0_dly), .Z(M0_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40086 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h33FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40087 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_79 ( input D1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0,
|
|
|
|
|
F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40088 nRWE_RNO_2( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40089 nRWE_RNO_0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre \WRD[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
vmuxregsre \WRD[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40088 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40089 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_80 ( input D1, B1, D0, C0, B0, A0, M1, M0, LSR, CLK, output F0,
|
|
|
|
|
Q0, F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40082 nRCAS_RNO_1( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40090 nRCAS_RNO_0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre0066 \RowA[9] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
vmuxregsre0007 \RowA[8] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40090 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h4005) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0,
|
|
|
|
|
Q0, F1, Q1 );
|
|
|
|
|
wire M1_NOTIN, VCCI, GNDI, CLK_NOTIN, M0_NOTIN, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40091 UFMSDI_ens2_i_o2_0_3( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40092 InitReady3_0_a2_5( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre FWEr_fast( .D0(M1_NOTIN), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
inverter M1_INVERTERIN( .I(M1_dly), .Z(M1_NOTIN));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
vmuxregsre FWEr( .D0(M0_NOTIN), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
inverter M0_INVERTERIN( .I(M0_dly), .Z(M0_NOTIN));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40091 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40092 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CLK, output F0, Q0,
|
|
|
|
|
F1 );
|
|
|
|
|
wire VCCI, GNDI, M0_dly, CLK_dly;
|
|
|
|
|
|
|
|
|
|
lut40093 CmdLEDEN_4_u_i_a2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40094 CmdSubmitted_1_sqmuxa_0_a2( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre CASr3( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly),
|
|
|
|
|
.LSR(GNDI), .Q(Q0));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40093 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h3230) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40094 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h1300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_83 ( input C1, B1, A1, C0, B0, A0, M1, M0, LSR, CLK, output F0,
|
|
|
|
|
Q0, F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40095 un1_nRCAS_6_sqmuxa_i_o2( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40096 Ready_0_sqmuxa_0_o2( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
vmuxregsre0007 \RBA[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
vmuxregsre0007 \RBA[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40095 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40096 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h7F7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
|
|
|
|
|
|
|
|
|
|
lut40097 UFMSDI_ens2_i_a2_4_2( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40098 un1_FS_13_i_a2_6( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40097 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40098 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0,
|
|
|
|
|
Q0, F1, Q1 );
|
|
|
|
|
wire VCCI, GNDI, CLK_NOTIN, M1_dly, CLK_dly, M0_dly;
|
|
|
|
|
|
|
|
|
|
lut40099 CmdEnable17_0_a2_3( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
lut40100 un1_Din_4( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
vmuxregsre \WRD[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
vmuxregsre \WRD[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40099 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40100 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_86 ( input D1, A1, D0, C0, A0, output F0, F1 );
|
|
|
|
|
wire GNDI;
|
|
|
|
|
|
|
|
|
|
lut40101 RDQML( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40102 \un9_RA[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40101 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h55FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40102 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hAAF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_87 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
|
|
|
|
|
wire GNDI;
|
|
|
|
|
|
|
|
|
|
lut40103 UFMSDI_RNO_0( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40104 un1_FS_13_i_a2_8( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40103 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h00EE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40104 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_88 ( input D1, C1, B1, C0, A0, M1, M0, LSR, CLK, output F0, Q0,
|
|
|
|
|
F1, Q1 );
|
|
|
|
|
wire GNDI, VCCI, CLK_NOTIN, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40105 C1WR_0_a2_0_3( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40106 nCCAS_pad_RNI01SJ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
vmuxregsre0007 \RowA[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q1));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
|
|
|
|
|
inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
|
|
|
|
|
vmuxregsre0007 \RowA[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_NOTIN), .LSR(LSR_NOTIN), .Q(Q0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q1) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
$setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
|
|
|
|
|
$setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40105 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h0C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40106 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_89 ( input D1, C1, D0, B0, A0, output F0, F1 );
|
|
|
|
|
wire GNDI;
|
|
|
|
|
|
|
|
|
|
lut40107 RDQMH( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40108 \un9_RA[8] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40107 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hF0FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40108 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hCCAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_90 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
|
|
|
|
|
wire GNDI;
|
|
|
|
|
|
|
|
|
|
lut40109 un1_CMDWR( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40110 \un9_RA[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40109 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hCCC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40110 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hEE44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_91 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
|
|
|
|
|
wire GNDI;
|
|
|
|
|
|
|
|
|
|
lut40111 \un9_RA[7] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40112 \un9_RA[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40111 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40112 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hCFC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_92 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
|
|
|
|
|
wire GNDI;
|
|
|
|
|
|
|
|
|
|
lut40113 \un9_RA[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40114 \un9_RA[2] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(D1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40113 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hAFA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40114 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hFC0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_93 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
|
|
|
|
|
wire GNDI;
|
|
|
|
|
|
|
|
|
|
lut40115 \un9_RA[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40040 \un9_RA[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(C1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(D0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(B0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40115 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module SLICE_94 ( input B1, A1, C0, A0, M0, LSR, CLK, output F0, Q0, F1 );
|
|
|
|
|
wire GNDI, M0_NOTIN, VCCI, M0_dly, CLK_dly, LSR_dly;
|
|
|
|
|
|
|
|
|
|
lut40116 IS_0_sqmuxa_0_o2_0_RNIS63D( .A(A1), .B(B1), .C(GNDI), .D(GNDI),
|
|
|
|
|
.Z(F1));
|
|
|
|
|
gnd DRIVEGND( .PWR0(GNDI));
|
|
|
|
|
lut40072 RCKEEN_8_u_0_a2_1_s( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
|
|
|
|
|
vmuxregsre0066 RA10( .D0(M0_NOTIN), .D1(VCCI), .SD(GNDI), .SP(VCCI),
|
|
|
|
|
.CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
|
|
|
|
|
inverter M0_INVERTERIN( .I(M0_dly), .Z(M0_NOTIN));
|
|
|
|
|
vcc DRIVEVCC( .PWR1(VCCI));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(B1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(A1 => F1) = (0:0:0,0:0:0);
|
|
|
|
|
(C0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(A0 => F0) = (0:0:0,0:0:0);
|
|
|
|
|
(CLK => Q0) = (0:0:0,0:0:0);
|
|
|
|
|
$setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
|
|
|
|
|
$setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
|
|
|
|
|
$width (posedge CLK, 0:0:0);
|
|
|
|
|
$width (negedge CLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module lut40116 ( input A, B, C, D, output Z );
|
|
|
|
|
|
|
|
|
|
ROM16X1 #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RD_0_ ( output PADDI, input PADDT, PADDO, inout RD0 );
|
|
|
|
|
|
|
|
|
|
mjiobuf \RD_pad[0] ( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(RD0), .PADI(RD0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDT => RD0) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
|
|
|
|
|
(PADDO => RD0) = (0:0:0,0:0:0);
|
|
|
|
|
(RD0 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RD0, 0:0:0);
|
|
|
|
|
$width (negedge RD0, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module mjiobuf ( input I, T, output Z, PAD, input PADI );
|
|
|
|
|
|
|
|
|
|
IB INST1( .I(PADI), .O(Z));
|
|
|
|
|
OBW INST2( .I(I), .T(T), .O(PAD));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Dout_0_ ( input PADDO, output Dout0 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0117 \Dout_pad[0] ( .I(PADDO), .PAD(Dout0));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => Dout0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module mjiobuf0117 ( input I, output PAD );
|
|
|
|
|
|
|
|
|
|
OB INST5( .I(I), .O(PAD));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module PHI2 ( output PADDI, input PHI2 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0118 PHI2_pad( .Z(PADDI), .PAD(PHI2));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PHI2 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge PHI2, 0:0:0);
|
|
|
|
|
$width (negedge PHI2, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module mjiobuf0118 ( output Z, input PAD );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
IB INST1( .I(PAD), .O(Z));
|
2023-08-20 11:10:11 +00:00
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module UFMSDO ( output PADDI, input UFMSDO );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 UFMSDO_pad( .Z(PADDI), .PAD(UFMSDO));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(UFMSDO => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge UFMSDO, 0:0:0);
|
|
|
|
|
$width (negedge UFMSDO, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module UFMSDI ( input PADDO, output UFMSDI );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 UFMSDI_pad( .I(PADDO), .PAD(UFMSDI));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => UFMSDI) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
module mjiobuf0119 ( input I, output PAD );
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
OB INST5( .I(I), .O(PAD));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module UFMCLK ( input PADDO, output UFMCLK );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 UFMCLK_pad( .I(PADDO), .PAD(UFMCLK));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => UFMCLK) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nUFMCS ( input PADDO, output nUFMCS );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 nUFMCS_pad( .I(PADDO), .PAD(nUFMCS));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => nUFMCS) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RDQML ( input PADDO, output RDQML );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 RDQML_pad( .I(PADDO), .PAD(RDQML));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RDQML) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RDQMH ( input PADDO, output RDQMH );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 RDQMH_pad( .I(PADDO), .PAD(RDQMH));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RDQMH) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nRCAS ( input PADDO, output nRCAS );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 nRCAS_pad( .I(PADDO), .PAD(nRCAS));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => nRCAS) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nRRAS ( input PADDO, output nRRAS );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 nRRAS_pad( .I(PADDO), .PAD(nRRAS));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => nRRAS) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nRWE ( input PADDO, output nRWE );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 nRWE_pad( .I(PADDO), .PAD(nRWE));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => nRWE) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RCKE ( input PADDO, output RCKE );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 RCKE_pad( .I(PADDO), .PAD(RCKE));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RCKE) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RCLK ( output PADDI, input RCLK );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 RCLK_pad( .Z(PADDI), .PAD(RCLK));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(RCLK => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RCLK, 0:0:0);
|
|
|
|
|
$width (negedge RCLK, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nRCS ( input PADDO, output nRCS );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 nRCS_pad( .I(PADDO), .PAD(nRCS));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => nRCS) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RD_7_ ( output PADDI, input PADDT, PADDO, inout RD7 );
|
|
|
|
|
|
|
|
|
|
mjiobuf \RD_pad[7] ( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(RD7), .PADI(RD7));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDT => RD7) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
|
|
|
|
|
(PADDO => RD7) = (0:0:0,0:0:0);
|
|
|
|
|
(RD7 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RD7, 0:0:0);
|
|
|
|
|
$width (negedge RD7, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RD_6_ ( output PADDI, input PADDT, PADDO, inout RD6 );
|
|
|
|
|
|
|
|
|
|
mjiobuf \RD_pad[6] ( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(RD6), .PADI(RD6));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDT => RD6) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
|
|
|
|
|
(PADDO => RD6) = (0:0:0,0:0:0);
|
|
|
|
|
(RD6 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RD6, 0:0:0);
|
|
|
|
|
$width (negedge RD6, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RD_5_ ( output PADDI, input PADDT, PADDO, inout RD5 );
|
|
|
|
|
|
|
|
|
|
mjiobuf \RD_pad[5] ( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(RD5), .PADI(RD5));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDT => RD5) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
|
|
|
|
|
(PADDO => RD5) = (0:0:0,0:0:0);
|
|
|
|
|
(RD5 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RD5, 0:0:0);
|
|
|
|
|
$width (negedge RD5, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RD_4_ ( output PADDI, input PADDT, PADDO, inout RD4 );
|
|
|
|
|
|
|
|
|
|
mjiobuf \RD_pad[4] ( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(RD4), .PADI(RD4));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDT => RD4) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
|
|
|
|
|
(PADDO => RD4) = (0:0:0,0:0:0);
|
|
|
|
|
(RD4 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RD4, 0:0:0);
|
|
|
|
|
$width (negedge RD4, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RD_3_ ( output PADDI, input PADDT, PADDO, inout RD3 );
|
|
|
|
|
|
|
|
|
|
mjiobuf \RD_pad[3] ( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(RD3), .PADI(RD3));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDT => RD3) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
|
|
|
|
|
(PADDO => RD3) = (0:0:0,0:0:0);
|
|
|
|
|
(RD3 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RD3, 0:0:0);
|
|
|
|
|
$width (negedge RD3, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RD_2_ ( output PADDI, input PADDT, PADDO, inout RD2 );
|
|
|
|
|
|
|
|
|
|
mjiobuf \RD_pad[2] ( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(RD2), .PADI(RD2));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDT => RD2) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
|
|
|
|
|
(PADDO => RD2) = (0:0:0,0:0:0);
|
|
|
|
|
(RD2 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RD2, 0:0:0);
|
|
|
|
|
$width (negedge RD2, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RD_1_ ( output PADDI, input PADDT, PADDO, inout RD1 );
|
|
|
|
|
|
|
|
|
|
mjiobuf \RD_pad[1] ( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(RD1), .PADI(RD1));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDT => RD1) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
|
|
|
|
|
(PADDO => RD1) = (0:0:0,0:0:0);
|
|
|
|
|
(RD1 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge RD1, 0:0:0);
|
|
|
|
|
$width (negedge RD1, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_11_ ( input PADDO, output RA11 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[11] ( .I(PADDO), .PAD(RA11));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA11) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_10_ ( input PADDO, output RA10 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[10] ( .I(PADDO), .PAD(RA10));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA10) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_9_ ( input PADDO, output RA9 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[9] ( .I(PADDO), .PAD(RA9));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA9) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_8_ ( input PADDO, output RA8 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[8] ( .I(PADDO), .PAD(RA8));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA8) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_7_ ( input PADDO, output RA7 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[7] ( .I(PADDO), .PAD(RA7));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA7) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_6_ ( input PADDO, output RA6 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[6] ( .I(PADDO), .PAD(RA6));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA6) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_5_ ( input PADDO, output RA5 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[5] ( .I(PADDO), .PAD(RA5));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA5) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_4_ ( input PADDO, output RA4 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[4] ( .I(PADDO), .PAD(RA4));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA4) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_3_ ( input PADDO, output RA3 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[3] ( .I(PADDO), .PAD(RA3));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA3) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_2_ ( input PADDO, output RA2 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[2] ( .I(PADDO), .PAD(RA2));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA2) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_1_ ( input PADDO, output RA1 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[1] ( .I(PADDO), .PAD(RA1));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA1) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RA_0_ ( input PADDO, output RA0 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RA_pad[0] ( .I(PADDO), .PAD(RA0));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RA0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RBA_1_ ( input PADDO, output RBA1 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RBA_pad[1] ( .I(PADDO), .PAD(RBA1));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RBA1) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module RBA_0_ ( input PADDO, output RBA0 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0119 \RBA_pad[0] ( .I(PADDO), .PAD(RBA0));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => RBA0) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module LED ( input PADDO, output LED );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0120 LED_pad( .I(PADDO), .PAD(LED));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => LED) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
module mjiobuf0120 ( input I, output PAD );
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
OB INST5( .I(I), .O(PAD));
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nFWE ( output PADDI, input nFWE );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 nFWE_pad( .Z(PADDI), .PAD(nFWE));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(nFWE => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge nFWE, 0:0:0);
|
|
|
|
|
$width (negedge nFWE, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nCRAS ( output PADDI, input nCRAS );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 nCRAS_pad( .Z(PADDI), .PAD(nCRAS));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(nCRAS => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge nCRAS, 0:0:0);
|
|
|
|
|
$width (negedge nCRAS, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module nCCAS ( output PADDI, input nCCAS );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 nCCAS_pad( .Z(PADDI), .PAD(nCCAS));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(nCCAS => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge nCCAS, 0:0:0);
|
|
|
|
|
$width (negedge nCCAS, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Dout_7_ ( input PADDO, output Dout7 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0117 \Dout_pad[7] ( .I(PADDO), .PAD(Dout7));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => Dout7) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Dout_6_ ( input PADDO, output Dout6 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0117 \Dout_pad[6] ( .I(PADDO), .PAD(Dout6));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => Dout6) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Dout_5_ ( input PADDO, output Dout5 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0117 \Dout_pad[5] ( .I(PADDO), .PAD(Dout5));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => Dout5) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Dout_4_ ( input PADDO, output Dout4 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0117 \Dout_pad[4] ( .I(PADDO), .PAD(Dout4));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => Dout4) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Dout_3_ ( input PADDO, output Dout3 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0117 \Dout_pad[3] ( .I(PADDO), .PAD(Dout3));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => Dout3) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Dout_2_ ( input PADDO, output Dout2 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0117 \Dout_pad[2] ( .I(PADDO), .PAD(Dout2));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => Dout2) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Dout_1_ ( input PADDO, output Dout1 );
|
|
|
|
|
|
|
|
|
|
mjiobuf0117 \Dout_pad[1] ( .I(PADDO), .PAD(Dout1));
|
|
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(PADDO => Dout1) = (0:0:0,0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Din_7_ ( output PADDI, input Din7 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \Din_pad[7] ( .Z(PADDI), .PAD(Din7));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(Din7 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge Din7, 0:0:0);
|
|
|
|
|
$width (negedge Din7, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Din_6_ ( output PADDI, input Din6 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \Din_pad[6] ( .Z(PADDI), .PAD(Din6));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(Din6 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge Din6, 0:0:0);
|
|
|
|
|
$width (negedge Din6, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Din_5_ ( output PADDI, input Din5 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \Din_pad[5] ( .Z(PADDI), .PAD(Din5));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(Din5 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge Din5, 0:0:0);
|
|
|
|
|
$width (negedge Din5, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Din_4_ ( output PADDI, input Din4 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \Din_pad[4] ( .Z(PADDI), .PAD(Din4));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(Din4 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge Din4, 0:0:0);
|
|
|
|
|
$width (negedge Din4, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Din_3_ ( output PADDI, input Din3 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \Din_pad[3] ( .Z(PADDI), .PAD(Din3));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(Din3 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge Din3, 0:0:0);
|
|
|
|
|
$width (negedge Din3, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Din_2_ ( output PADDI, input Din2 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \Din_pad[2] ( .Z(PADDI), .PAD(Din2));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(Din2 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge Din2, 0:0:0);
|
|
|
|
|
$width (negedge Din2, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Din_1_ ( output PADDI, input Din1 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \Din_pad[1] ( .Z(PADDI), .PAD(Din1));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(Din1 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge Din1, 0:0:0);
|
|
|
|
|
$width (negedge Din1, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module Din_0_ ( output PADDI, input Din0 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \Din_pad[0] ( .Z(PADDI), .PAD(Din0));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(Din0 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge Din0, 0:0:0);
|
|
|
|
|
$width (negedge Din0, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module CROW_1_ ( output PADDI, input CROW1 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \CROW_pad[1] ( .Z(PADDI), .PAD(CROW1));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(CROW1 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CROW1, 0:0:0);
|
|
|
|
|
$width (negedge CROW1, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module CROW_0_ ( output PADDI, input CROW0 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \CROW_pad[0] ( .Z(PADDI), .PAD(CROW0));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(CROW0 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge CROW0, 0:0:0);
|
|
|
|
|
$width (negedge CROW0, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_9_ ( output PADDI, input MAin9 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[9] ( .Z(PADDI), .PAD(MAin9));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin9 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin9, 0:0:0);
|
|
|
|
|
$width (negedge MAin9, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_8_ ( output PADDI, input MAin8 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[8] ( .Z(PADDI), .PAD(MAin8));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin8 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin8, 0:0:0);
|
|
|
|
|
$width (negedge MAin8, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_7_ ( output PADDI, input MAin7 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[7] ( .Z(PADDI), .PAD(MAin7));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin7 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin7, 0:0:0);
|
|
|
|
|
$width (negedge MAin7, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_6_ ( output PADDI, input MAin6 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[6] ( .Z(PADDI), .PAD(MAin6));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin6 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin6, 0:0:0);
|
|
|
|
|
$width (negedge MAin6, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_5_ ( output PADDI, input MAin5 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[5] ( .Z(PADDI), .PAD(MAin5));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin5 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin5, 0:0:0);
|
|
|
|
|
$width (negedge MAin5, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_4_ ( output PADDI, input MAin4 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[4] ( .Z(PADDI), .PAD(MAin4));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin4 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin4, 0:0:0);
|
|
|
|
|
$width (negedge MAin4, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_3_ ( output PADDI, input MAin3 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[3] ( .Z(PADDI), .PAD(MAin3));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin3 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin3, 0:0:0);
|
|
|
|
|
$width (negedge MAin3, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_2_ ( output PADDI, input MAin2 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[2] ( .Z(PADDI), .PAD(MAin2));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin2 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin2, 0:0:0);
|
|
|
|
|
$width (negedge MAin2, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_1_ ( output PADDI, input MAin1 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[1] ( .Z(PADDI), .PAD(MAin1));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin1 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin1, 0:0:0);
|
|
|
|
|
$width (negedge MAin1, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module MAin_0_ ( output PADDI, input MAin0 );
|
|
|
|
|
|
2023-09-21 09:45:45 +00:00
|
|
|
mjiobuf0118 \MAin_pad[0] ( .Z(PADDI), .PAD(MAin0));
|
2023-08-20 11:10:11 +00:00
|
|
|
|
|
|
|
|
specify
|
|
|
|
|
(MAin0 => PADDI) = (0:0:0,0:0:0);
|
|
|
|
|
$width (posedge MAin0, 0:0:0);
|
|
|
|
|
$width (negedge MAin0, 0:0:0);
|
|
|
|
|
endspecify
|
|
|
|
|
|
|
|
|
|
endmodule
|
