mirror of
https://github.com/garrettsworkshop/RAM2GS.git
synced 2024-11-23 02:33:41 +00:00
39 lines
1.6 KiB
Plaintext
39 lines
1.6 KiB
Plaintext
|
|
||
|
|
Copyright (C) 1994-2021 Synopsys, Inc.
|
||
|
|
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
|
||
|
|
and may only be used pursuant to the terms and conditions of a written license agreement
|
||
|
|
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
|
||
|
|
Synopsys software or the associated documentation is strictly prohibited.
|
||
|
|
Tool: Synplify Pro (R)
|
||
|
|
Build: R-2021.03L-SP1
|
||
|
|
Install: C:\lscc\diamond\3.12\synpbase
|
||
|
|
OS: Windows 6.2
|
||
|
|
|
||
|
|
Hostname: ZANEPC
|
||
|
|
|
||
|
|
Implementation : impl1
|
||
|
|
Synopsys HDL compiler and linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @
|
||
|
|
|
||
|
|
Modified Files: 0
|
||
|
|
FID: path (prevtimestamp, timestamp)
|
||
|
|
|
||
|
|
*******************************************************************
|
||
|
|
Modules that may have changed as a result of file changes: 0
|
||
|
|
MID: lib.cell.view
|
||
|
|
|
||
|
|
*******************************************************************
|
||
|
|
Unmodified files: 7
|
||
|
|
FID: path (timestamp)
|
||
|
|
0 C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo.v (2021-08-10 09:11:08)
|
||
|
|
1 C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2021-08-10 09:11:08)
|
||
|
|
2 C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2021-08-10 09:07:02)
|
||
|
|
3 C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2021-08-10 09:07:02)
|
||
|
|
4 C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2021-08-10 09:07:02)
|
||
|
|
5 C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2021-08-10 09:07:02)
|
||
|
|
6 D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\RAM2GS-SPI.v (2023-08-16 04:27:40)
|
||
|
|
|
||
|
|
*******************************************************************
|
||
|
|
Unchanged modules: 1
|
||
|
|
MID: lib.cell.view
|
||
|
|
0 work.RAM2GS.verilog
|