2023-08-15 09:05:47 +00:00
|
|
|
<?xml version="1.0" encoding="UTF-8"?>
|
|
|
|
|
<BaliProject version="3.2" title="RAM2GS_LCMXO2_640HC" device="LCMXO2-640HC-4TG100C" default_implementation="impl1">
|
|
|
|
|
<Options/>
|
2023-08-16 09:11:25 +00:00
|
|
|
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
|
2023-08-15 09:05:47 +00:00
|
|
|
<Options def_top="RAM2GS"/>
|
|
|
|
|
<Source name="../RAM2GS-SPI.v" type="Verilog" type_short="Verilog">
|
|
|
|
|
<Options top_module="RAM2GS"/>
|
|
|
|
|
</Source>
|
|
|
|
|
<Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
|
|
|
|
|
<Options/>
|
|
|
|
|
</Source>
|
|
|
|
|
<Source name="RAM2GS_LCMXO2_640HC.lpf" type="Logic Preference" type_short="LPF">
|
|
|
|
|
<Options/>
|
|
|
|
|
</Source>
|
2023-08-16 09:11:25 +00:00
|
|
|
<Source name="../RAM2GS.sdc" type="Synplify Design Constraints File" type_short="SDC">
|
|
|
|
|
<Options/>
|
|
|
|
|
</Source>
|
2023-08-15 09:05:47 +00:00
|
|
|
</Implementation>
|
|
|
|
|
<Strategy name="Strategy1" file="RAM2GS_LCMXO2_640HC1.sty"/>
|
|
|
|
|
</BaliProject>
|
