RAM2GS/CPLD/LCMXO2-640HC/impl1/ram2gs_lcmxo2_640hc_impl1_trce.asd

18 lines
364 B
Plaintext
Raw Normal View History

2023-08-15 05:05:47 -04:00
[ActiveSupport TRCE]
; Setup Analysis
2023-08-16 05:11:25 -04:00
Fmax_0 = 55.475 MHz (2.900 MHz);
Fmax_1 = 150.150 MHz (2.900 MHz);
Fmax_2 = 150.150 MHz (2.900 MHz);
Fmax_3 = 101.286 MHz (62.500 MHz);
Failed = 0 (Total 4);
2023-08-15 05:05:47 -04:00
Clock_ports = 4;
Clock_nets = 4;
; Hold Analysis
2023-08-16 05:11:25 -04:00
Fmax_0 = - (-);
Fmax_1 = - (-);
Fmax_2 = - (-);
Fmax_3 = - (-);
Failed = 0 (Total 4);
2023-08-15 05:05:47 -04:00
Clock_ports = 4;
Clock_nets = 4;