mirror of
https://github.com/garrettsworkshop/RAM2GS.git
synced 2024-11-28 21:49:21 +00:00
14 lines
295 B
Plaintext
14 lines
295 B
Plaintext
|
[ActiveSupport TRCE]
|
||
|
|
; Setup Analysis
|
||
|
|
Fmax_0 = 129.769 MHz (283.768 MHz);
|
||
|
|
Fmax_1 = 54.431 MHz (120.077 MHz);
|
||
|
|
Failed = 2 (Total 2);
|
||
|
|
Clock_ports = 4;
|
||
|
|
Clock_nets = 4;
|
||
|
|
; Hold Analysis
|
||
|
|
Fmax_0 = 0.273 ns (0.000 ns);
|
||
|
|
Fmax_1 = 0.361 ns (0.000 ns);
|
||
|
|
Failed = 0 (Total 2);
|
||
|
|
Clock_ports = 4;
|
||
|
|
Clock_nets = 4;
|