Apple-2-HW/RAM2GS
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/RAM2GS.git synced 2025-02-16 12:30:35 +00:00
Code Issues Projects Releases Wiki Activity

Renamed AGM "in" signals

Browse Source
This commit is contained in:
Zane Kaminski 2021-04-29 19:25:30 -04:00
parent a9a06f5e5e
commit c4537afbb5
1 changed files with 2 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
Hardware/src/RAM4GS-AGM.v
View File

@ -2,8 +2,7 @@ module RAM4GS(PHI2, MAin, CROW, Din, Dout,
nCCAS, nCRAS, nFWE,
RBA, RA, RD, nRCS, RCLK, RCKE,
nRWE, nRRAS, nRCAS, RDQMH, RDQML,
nUFMCSout, UFMCLKout, UFMSDIout, UFMSDOout,
nUFMCSin , UFMCLKin , UFMSDIin , UFMSDOin);
nUFMCSout, UFMCLKout, UFMSDIout, UFMSDOout, In);
/* 65816 Phase 2 Clock */
input PHI2;
@ -330,10 +329,7 @@ module RAM4GS(PHI2, MAin, CROW, Din, Dout,
output UFMCLKout = UFMCLK;
output UFMSDIout = UFMSDI;
output UFMSDOout = UFMSDO;
input nUFMCSin;
input UFMCLKin;
input UFMSDIin;
input UFMSDOin;
input [3:0] In;
always @(posedge RCLK) begin
if (~InitReady && FS[17:10]==8'h00) begin
nUFMCS <= 1'b1;