mirror of
https://github.com/garrettsworkshop/RAM2GS.git
synced 2024-12-01 10:49:51 +00:00
14 lines
294 B
Common Lisp
14 lines
294 B
Common Lisp
[ActiveSupport TRCE]
|
|
; Setup Analysis
|
|
Fmax_0 = 174.216 MHz (299.401 MHz);
|
|
Fmax_1 = 67.833 MHz (99.079 MHz);
|
|
Failed = 2 (Total 2);
|
|
Clock_ports = 4;
|
|
Clock_nets = 4;
|
|
; Hold Analysis
|
|
Fmax_0 = 0.304 ns (0.000 ns);
|
|
Fmax_1 = 0.379 ns (0.000 ns);
|
|
Failed = 0 (Total 2);
|
|
Clock_ports = 4;
|
|
Clock_nets = 4;
|