42 lines
1.0 KiB
Common Lisp
42 lines
1.0 KiB
Common Lisp
[ActiveSupport PAR]
|
|
; Global primary clocks
|
|
GLOBAL_PRIMARY_USED = 4;
|
|
; Global primary clock #0
|
|
GLOBAL_PRIMARY_0_SIGNALNAME = RCLK_c;
|
|
GLOBAL_PRIMARY_0_DRIVERTYPE = CLK_PIN;
|
|
GLOBAL_PRIMARY_0_LOADNUM = 52;
|
|
; Global primary clock #1
|
|
GLOBAL_PRIMARY_1_SIGNALNAME = PHI2_c;
|
|
GLOBAL_PRIMARY_1_DRIVERTYPE = PIO;
|
|
GLOBAL_PRIMARY_1_LOADNUM = 13;
|
|
; Global primary clock #2
|
|
GLOBAL_PRIMARY_2_SIGNALNAME = nCRAS_c;
|
|
GLOBAL_PRIMARY_2_DRIVERTYPE = PIO;
|
|
GLOBAL_PRIMARY_2_LOADNUM = 7;
|
|
; Global primary clock #3
|
|
GLOBAL_PRIMARY_3_SIGNALNAME = nCCAS_c;
|
|
GLOBAL_PRIMARY_3_DRIVERTYPE = PIO;
|
|
GLOBAL_PRIMARY_3_LOADNUM = 4;
|
|
; # of global secondary clocks
|
|
GLOBAL_SECONDARY_USED = 0;
|
|
; I/O Bank 0 Usage
|
|
BANK_0_USED = 13;
|
|
BANK_0_AVAIL = 19;
|
|
BANK_0_VCCIO = 3.3V;
|
|
BANK_0_VREF1 = NA;
|
|
; I/O Bank 1 Usage
|
|
BANK_1_USED = 20;
|
|
BANK_1_AVAIL = 20;
|
|
BANK_1_VCCIO = 3.3V;
|
|
BANK_1_VREF1 = NA;
|
|
; I/O Bank 2 Usage
|
|
BANK_2_USED = 12;
|
|
BANK_2_AVAIL = 20;
|
|
BANK_2_VCCIO = 3.3V;
|
|
BANK_2_VREF1 = NA;
|
|
; I/O Bank 3 Usage
|
|
BANK_3_USED = 18;
|
|
BANK_3_AVAIL = 20;
|
|
BANK_3_VCCIO = 3.3V;
|
|
BANK_3_VREF1 = NA;
|