mirror of
https://github.com/garrettsworkshop/RAM2GS.git
synced 2024-11-25 00:31:24 +00:00
25 lines
408 B
Plaintext
25 lines
408 B
Plaintext
#
|
|
# Logical Preferences generated for Lattice by Synplify map202103lat, Build 070R.
|
|
#
|
|
|
|
# Period Constraints
|
|
FREQUENCY PORT "PHI2" 2.9 MHz;
|
|
FREQUENCY PORT "nCCAS" 2.9 MHz;
|
|
FREQUENCY PORT "nCRAS" 2.9 MHz;
|
|
FREQUENCY PORT "RCLK" 62.5 MHz;
|
|
|
|
|
|
# Output Constraints
|
|
|
|
# Input Constraints
|
|
|
|
# Point-to-point Delay Constraints
|
|
|
|
|
|
|
|
# Block Path Constraints
|
|
|
|
BLOCK ASYNCPATHS;
|
|
|
|
# End of generated Logical Preferences.
|