mirror of
https://github.com/garrettsworkshop/RAM2GS.git
synced 2024-11-25 15:33:32 +00:00
119 lines
6.7 KiB
Plaintext
119 lines
6.7 KiB
Plaintext
Flow report for RAM2GS
|
|
Wed Aug 16 03:21:47 2023
|
|
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
|
|
|
|
|
|
---------------------
|
|
; Table of Contents ;
|
|
---------------------
|
|
1. Legal Notice
|
|
2. Flow Summary
|
|
3. Flow Settings
|
|
4. Flow Non-Default Global Settings
|
|
5. Flow Elapsed Time
|
|
6. Flow OS Summary
|
|
7. Flow Log
|
|
8. Flow Messages
|
|
9. Flow Suppressed Messages
|
|
|
|
|
|
|
|
----------------
|
|
; Legal Notice ;
|
|
----------------
|
|
Copyright (C) 2019 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and any partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details, at
|
|
https://fpgasoftware.intel.com/eula.
|
|
|
|
|
|
|
|
+---------------------------------------------------------------------+
|
|
; Flow Summary ;
|
|
+-----------------------+---------------------------------------------+
|
|
; Flow Status ; Successful - Wed Aug 16 03:21:44 2023 ;
|
|
; Quartus Prime Version ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
|
|
; Revision Name ; RAM2GS ;
|
|
; Top-level Entity Name ; RAM2GS ;
|
|
; Family ; MAX V ;
|
|
; Device ; 5M240ZT100C5 ;
|
|
; Timing Models ; Final ;
|
|
; Total logic elements ; 175 / 240 ( 73 % ) ;
|
|
; Total pins ; 63 / 79 ( 80 % ) ;
|
|
; Total virtual pins ; 0 ;
|
|
; UFM blocks ; 1 / 1 ( 100 % ) ;
|
|
+-----------------------+---------------------------------------------+
|
|
|
|
|
|
+-----------------------------------------+
|
|
; Flow Settings ;
|
|
+-------------------+---------------------+
|
|
; Option ; Setting ;
|
|
+-------------------+---------------------+
|
|
; Start date & time ; 08/16/2023 03:21:31 ;
|
|
; Main task ; Compilation ;
|
|
; Revision Name ; RAM2GS ;
|
|
+-------------------+---------------------+
|
|
|
|
|
|
+--------------------------------------------------------------------------------------------------------------------+
|
|
; Flow Non-Default Global Settings ;
|
|
+---------------------------------------+---------------------------------+---------------+-------------+------------+
|
|
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
|
|
+---------------------------------------+---------------------------------+---------------+-------------+------------+
|
|
; COMPILER_SIGNATURE_ID ; 207120313862967.169217049105972 ; -- ; -- ; -- ;
|
|
; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ;
|
|
; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ;
|
|
; NUM_PARALLEL_PROCESSORS ; 4 ; -- ; -- ; -- ;
|
|
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 1.8V ; -- ; -- ; -- ;
|
|
; POWER_PRESET_COOLING_SOLUTION ; No Heat Sink With Still Air ; -- ; -- ; -- ;
|
|
; PROJECT_OUTPUT_DIRECTORY ; output_files ; -- ; -- ; -- ;
|
|
+---------------------------------------+---------------------------------+---------------+-------------+------------+
|
|
|
|
|
|
+--------------------------------------------------------------------------------------------------------------------------+
|
|
; Flow Elapsed Time ;
|
|
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
|
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
|
|
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
|
; Analysis & Synthesis ; 00:00:09 ; 1.0 ; 4702 MB ; 00:00:24 ;
|
|
; Fitter ; 00:00:02 ; 1.0 ; 5344 MB ; 00:00:03 ;
|
|
; Assembler ; 00:00:00 ; 1.0 ; 4662 MB ; 00:00:00 ;
|
|
; Timing Analyzer ; 00:00:02 ; 1.0 ; 4676 MB ; 00:00:01 ;
|
|
; Total ; 00:00:13 ; -- ; -- ; 00:00:28 ;
|
|
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
|
|
|
|
|
+------------------------------------------------------------------------------------+
|
|
; Flow OS Summary ;
|
|
+----------------------+------------------+------------+------------+----------------+
|
|
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
|
|
+----------------------+------------------+------------+------------+----------------+
|
|
; Analysis & Synthesis ; ZanePC ; Windows 10 ; 10.0 ; x86_64 ;
|
|
; Fitter ; ZanePC ; Windows 10 ; 10.0 ; x86_64 ;
|
|
; Assembler ; ZanePC ; Windows 10 ; 10.0 ; x86_64 ;
|
|
; Timing Analyzer ; ZanePC ; Windows 10 ; 10.0 ; x86_64 ;
|
|
+----------------------+------------------+------------+------------+----------------+
|
|
|
|
|
|
------------
|
|
; Flow Log ;
|
|
------------
|
|
quartus_map --read_settings_files=on --write_settings_files=off RAM2GS-MAXV -c RAM2GS
|
|
quartus_fit --read_settings_files=off --write_settings_files=off RAM2GS-MAXV -c RAM2GS
|
|
quartus_asm --read_settings_files=off --write_settings_files=off RAM2GS-MAXV -c RAM2GS
|
|
quartus_sta RAM2GS-MAXV -c RAM2GS
|
|
|
|
|
|
|