fpga-disk-controller/lattice/fpgatop/.build_status

41 lines
2.9 KiB
XML

<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
<Strategy name="Strategy1">
<Milestone name="Export" build_result="0" build_time="0">
<Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
<Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
<Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
<Task name="Bitgen" build_result="0" update_result="3" update_time="0"/>
<Task name="Jedecgen" build_result="0" update_result="2" update_time="1519325808"/>
</Milestone>
<Milestone name="Map" build_result="0" build_time="1519325799">
<Task name="Map" build_result="0" update_result="2" update_time="1519325799"/>
<Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
<Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
<Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
</Milestone>
<Milestone name="PAR" build_result="0" build_time="1519325804">
<Task name="PAR" build_result="0" update_result="2" update_time="1519325804"/>
<Task name="PARTrace" build_result="0" update_result="2" update_time="1519325805"/>
<Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
</Milestone>
<Milestone name="Synthesis" build_result="0" build_time="1519325798">
<Task name="Lattice_Synthesis" build_result="0" update_result="2" update_time="1519325798"/>
<Task name="LSE_Compile" build_result="0" update_result="2" update_time="1519325808"/>
</Milestone>
<Milestone name="TOOL_Report" build_result="0" build_time="0">
<Task name="HDLE" build_result="0" update_result="2" update_time="1519325793"/>
<Task name="SSO" build_result="0" update_result="3" update_time="0"/>
<Task name="PIODRC" build_result="0" update_result="3" update_time="0"/>
</Milestone>
<Report name=".vdbs/liron_fpgatop_map.vdb" last_build_time="1519325799" last_build_size="60806"/>
<Report name="liron_fpgatop.bgn" last_build_time="1519325808" last_build_size="4508"/>
<Report name="liron_fpgatop.jed" last_build_time="1519325808" last_build_size="351577"/>
<Report name="liron_fpgatop.lsedata" last_build_time="1519325797" last_build_size="225045"/>
<Report name="liron_fpgatop.ncd" last_build_time="1519325804" last_build_size="193114"/>
<Report name="liron_fpgatop.ngd" last_build_time="1519325798" last_build_size="138411"/>
<Report name="liron_fpgatop.twr" last_build_time="1519325805" last_build_size="49333"/>
<Report name="liron_fpgatop_map.ncd" last_build_time="1519325799" last_build_size="145088"/>
</Strategy>
</BuildStatus>