mirror of
https://github.com/steve-chamberlin/fpga-disk-controller.git
synced 2024-06-06 11:29:28 +00:00
12 lines
230 B
Common Lisp
12 lines
230 B
Common Lisp
[ActiveSupport TRCE]
|
|
; Setup Analysis
|
|
Fmax_0 = 104.275 MHz (149.993 MHz);
|
|
Failed = 1 (Total 1);
|
|
Clock_ports = 2;
|
|
Clock_nets = 2;
|
|
; Hold Analysis
|
|
Fmax_0 = 0.307 ns (0.000 ns);
|
|
Failed = 0 (Total 1);
|
|
Clock_ports = 2;
|
|
Clock_nets = 2;
|