Kernel 0.93+

This commit is contained in:
Rémy GIBERT 2020-01-07 22:34:10 +01:00
parent 0366a6ad0b
commit 0e2d1348f3
2 changed files with 12 additions and 5 deletions

Binary file not shown.

View File

@ -112,26 +112,35 @@ EXP.TEST lda (ZPArgVBufPtr)
stx CORE.LogicOp 0 = AND, 1 = OR
txa
beq .84
lda CORE.TestResult OR : prev test is true, exit
bmi .88
bra .85
.84 lda CORE.TestResult AND : prev test is false, exit
bpl .88
.85 lda CORE.TestResult
sta CORE.PrevTestResult
jsr CORE.ArgV.Next
beq .9
jmp .10
.80 lda CORE.LogicOp
bne .88 NONE, or OR : exit with last result
lda CORE.PrevTestResult AND : stop if false
and CORE.TestResult
sta CORE.TestResult
.88 clc
rts
*--------------------------------------
EXP.TEST.UNARY jsr CORE.ArgV.Next
beq EXP.OP.UNARY.ESYN we need one arg or ]
lda CORE.Operator
asl
tax
@ -140,8 +149,7 @@ EXP.TEST.UNARY jsr CORE.ArgV.Next
EXP.OP.UNARY.ESYN
jmp EXP.E.ESYN
EXP.OP.UNARY.D
jsr IO.StatArgVBufPtr
EXP.OP.UNARY.D jsr IO.StatArgVBufPtr
bcs EXP.OP.UNARY.DEF.9
cmp #S.FI.T.DIR
@ -165,9 +173,9 @@ EXP.OP.UNARY.DEF.9
clc false
jsr CORE.ArgV.Next
lda #0
rol
ror
* clc
EXP.OP.UNARY.DEF.RTS
@ -301,7 +309,6 @@ EXP.GetInt32YA pha
lda (ZPPtr1)
beq EXP.GetInt32YA.RTS
sec
EXP.E.ESYN lda #E.ESYN
sec