Apple-2-SW/A2osX
1
0
Fork 0
mirror of https://github.com/A2osX/A2osX.git synced 2025-02-16 18:30:26 +00:00
Code Issues Projects Releases Wiki Activity

Kernel 0.94

Browse Source
This commit is contained in:
Rémy GIBERT 2020-07-28 06:49:45 +02:00
parent 5f47eb0815
commit 8bd9a2e46c
1 changed files with 18 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
SYS/KERNEL.S.INIT.txt
View File

@ -460,6 +460,10 @@ CPU.Init.6502 >PUSHWI MSG.CPU
php
sei
lda A2osX.HZ if 50hz -> 6 loops
eor #3 if 60hz -> 5 loops
pha
clc
lda MACHID
and #MACHID.T
@ -478,23 +482,26 @@ CPU.Init.6502 >PUSHWI MSG.CPU
sta IO.IIC.ENVBL
lda IO.IIC.CLRVBLIRQ
ldx #2
.11 bit VBL
bpl .11
dex
bit ZPPtr1 //c ?
bpl .2
lda IO.IIC.CLRVBLIRQ yes, clear IRQ
lda #0
bra .21
lda #0 A = LOW
bra .22
.2 lda VBL
bmi .2
.21 ldx #2 A = LOW
ldy A2osX.HZ
*--------------------------------------
.20 tya
.20 ply
phy
.22 nop (2)
nop (2)
@ -539,7 +546,7 @@ CPU.Init.6502 >PUSHWI MSG.CPU
nop (2) 3+2+2+2+2 if from BNE
.6 dec
.6 dey
bne .22
eor VBL (4)
@ -551,15 +558,17 @@ CPU.Init.6502 >PUSHWI MSG.CPU
.3 dex
bne .20
bra .60
*--------------------------------------
.31 lda IO.IIC.CLRVBLIRQ yes, clear IRQ
bit ZPPtr1+1 Disable VBLIRQ ?
bpl .60
sta IO.IIC.DISVBL
*--------------------------------------
.60 ply
.60 stz A2osX.CPUSPEED
stz A2osX.CPUSPEED
.7 sec
lda A2osX.RANDOM16