Apple-2-SW/A2osX
1
0
Fork 0
mirror of https://github.com/A2osX/A2osX.git synced 2024-11-29 17:50:18 +00:00
Code Issues Projects Releases Wiki Activity

Kernel 0.93+

Browse Source
This commit is contained in:
Rémy GIBERT 2019-11-09 14:27:05 +01:00
parent 0c85d576b9
commit a04fca1dc0
2 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
.Floppies/A2OSX.BUILD.po
View File

Binary file not shown.

20
SYS/KERNEL.S.INIT.txt
View File

@ -667,7 +667,7 @@ DevMgrInit >LDYAI MSG.DEV
lda #A2osX.S.SP
bra .7
.53 jsr DevMgrInit.BLK Remapped BLK devices....
.53 jsr DevMgrInit.REMAP Remapped BLK devices....
bra .8 don't mark slot as busy
.6 jsr DevMgrInit.BLK
@ -692,15 +692,13 @@ DevMgrInit.DII ldx #2
bra DevMgrInit.AddBDev
*--------------------------------------
DevMgrInit.USR ldx #4
>LDYAI DRV.BlkDevice
bra DevMgrInit.AddBDev
.HS 2C BIT ABS
*--------------------------------------
DevMgrInit.BLK
* ldy #$ff
* lda (ZPPtr1),y
* sta FD.BDEV+S.FD.DEV.BUSPTR
ldx #6
DevMgrInit.BLK ldx #6
.HS 2C BIT ABS
*--------------------------------------
DevMgrInit.REMAP
ldx #8
>LDYAI DRV.BlkDevice
bra DevMgrInit.AddBDev
*--------------------------------------
@ -709,7 +707,7 @@ DevMgrInit.SP ldy #$ff
clc
adc #3 Compute smartport entry point
sta FD.BDEV+S.FD.DEV.BUSPTR
ldx #8
ldx #10
>LDYAI DRV.SmartPort
*--------------------------------------
DevMgrInit.AddBDev
@ -1098,11 +1096,13 @@ MSG.BLKDEV.TBL .DA MSG.BLKDEV.RAM
.DA MSG.BLKDEV.DII
.DA MSG.BLKDEV.USR
.DA MSG.BLKDEV.BLK
.DA MSG.BLKDEV.REMAP
.DA MSG.BLKDEV.SP
MSG.BLKDEV.RAM .AZ "/RAM Disk"
MSG.BLKDEV.DII .AZ "Disk ]["
MSG.BLKDEV.USR .AZ "User"
MSG.BLKDEV.BLK .AZ "Generic Block"
MSG.BLKDEV.REMAP .AZ "Remapped SP/BLK"
MSG.BLKDEV.SP .AZ "Smartport"
MSG.IRQ .AZ "Interrupt Manager..."
MSG.IRQ.IIGS .AZ " Apple IIgs VBL IRQ Activated."