Apple-2-SW/A2osX
1
0
Fork 0
mirror of https://github.com/A2osX/A2osX.git synced 2024-11-30 08:51:06 +00:00
Code Issues Projects Releases Wiki Activity
442 Commits 9 Branches 0 Tags 1.1 GiB
eeaf77a48a
Commit Graph

147 Commits

Author SHA1 Message Date
Rémy GIBERT
d2cacb006a KERNEL:Cleanup to make room for DHGR Driver 2016-06-24 17:02:13 +02:00
Rémy GIBERT
448a4c2133 Kernel Rewrite #6.2 2016-06-24 08:02:32 +02:00
Rémy GIBERT
1de9550760 KM.RAMWORKS:Fixed timing issues #3 2016-06-23 22:18:29 +02:00
Rémy GIBERT
a40be0d7a4 KERNEL:Cleanup to make room for DHGR Driver 2016-06-23 17:56:13 +02:00
Rémy GIBERT
c4c7d406d5 KM.RAMWORKS:Fixed timing issues #2 2016-06-22 23:12:09 +02:00
Rémy GIBERT
b4dec5d0ee KM.RAMWORKS:Fixed timing issues (i hope!) 2016-06-19 22:31:57 +02:00
Rémy GIBERT
60be01ed6c Kernel Rewrite #6.1 2016-06-15 08:21:42 +02:00
Rémy GIBERT
3e17ac840c Kernel Rewrite #6 2016-06-07 08:10:18 +02:00
Rémy GIBERT
2396304f25 CP:working recursive 2016-05-01 23:13:54 +02:00
Rémy GIBERT
7cbf06faf4 Updated Medias & sources (before TCPIP Rewrite) 2016-04-20 08:51:10 +02:00
Rémy GIBERT
5e5a1a42cb Updated Medias 2016-04-16 15:08:41 +02:00
Rémy GIBERT
b2edefd007 UTPHERNET2.DRV:Working! 2016-04-11 21:12:01 +02:00
Rémy GIBERT
8aabb64c55 UTHERNET2:Debugging session #4 2016-04-11 16:40:25 +02:00
Rémy GIBERT
a0079c0108 UTHERNET2 drivers optimisation/bugfix 2016-04-11 08:40:17 +02:00
Rémy GIBERT
c716d5b2d1 Updated Medias 2016-04-10 23:05:53 +02:00
Rémy GIBERT
b9c33a841d Updated Medias 2016-04-09 11:15:11 +02:00
Rémy GIBERT
87aa82cdf6 Updated Medias 2016-04-07 23:06:09 +02:00
Rémy GIBERT
e32670b8de Updated Medias 2016-04-07 08:31:29 +02:00
Rémy GIBERT
4c2ecca175 Updated Medias 2016-04-04 22:53:55 +02:00
Rémy GIBERT
17402e4fc2 Updated Medias 2016-03-31 22:13:29 +02:00
Rémy GIBERT
b0837e22d2 Updated Medias 2016-03-27 23:08:01 +02:00
Rémy GIBERT
ea649a8711 Updated Medias 2016-03-20 23:17:05 +01:00
Rémy GIBERT
7b4619df80 LBTCPIP:ARP/DNS debugging session #2 2016-03-18 08:28:33 +01:00
Rémy GIBERT
0ef0939f24 ARP:fixed bug preventing ICMP updating ARP cache 2016-03-17 16:50:56 +01:00
Rémy GIBERT
cf685a7b5b LBTCPIP:ARP/DNS debugging session #1 2016-03-17 08:31:11 +01:00
Rémy GIBERT
bb490f0347 DNS:code rewrite 2016-03-16 17:37:02 +01:00
Rémy GIBERT
5a3891650f LBTCPIP:ARP rewrite 2016-03-16 08:19:54 +01:00
Rémy GIBERT
6dc3efd617 LIBTCPIP:Started implementing Socket API 2016-03-13 23:09:00 +01:00
Rémy GIBERT
34198c59df Updated Media 2016-01-16 23:10:04 +01:00
Rémy GIBERT
f54e88155a Updated Media 2016-01-10 23:21:23 +01:00
Rémy GIBERT
0be72d9cf7 Updated Media:Static IP configuration now supported : etc/tcpip.conf 2016-01-09 23:42:28 +01:00
Rémy GIBERT
90d90a89a6 Updated Media 2016-01-06 23:20:21 +01:00
Rémy GIBERT
9d8b78976a Fixed the boot problem:A2OSC.SYSTEM not generated properly with MSYS script 2016-01-05 12:24:48 +01:00
Rémy GIBERT
8f8d3222dc new media 2016-01-04 23:15:50 +01:00
Rémy GIBERT
6eb1218e61 Updated Media 2016-01-04 08:29:02 +01:00
Rémy GIBERT
4b10684611 SSC.I.DRV.S.txt : problems with IRQ in Applewin (see #308 issue in Applewin) 2015-12-13 13:51:05 +01:00
Rémy GIBERT
eccd903539 Post #5:better support for CR/LF & ANSI esc seq 2015-12-12 11:13:14 +01:00
Rémy GIBERT
836ab820af Kernel rewrite #5, IRQ Handler In Progress... 2015-12-10 19:53:30 +01:00
Rémy GIBERT
6ae2016154 Added ANSI support in CONSOLE.DRV 
for EDIT.S.txt
 2015-11-29 23:19:10 +01:00
Rémy GIBERT
3537472fa1 Post #4 bug fix 1:task switching now handles pDev properly. 2015-11-23 15:54:30 +01:00
Rémy GIBERT
5d49c27c79 Complete Rewrite #4 : Still debbuging... 2015-11-22 23:30:06 +01:00
Rémy GIBERT
7f06969e7d Kernel & shell rewrite 2015-10-19 22:35:00 +02:00
Rémy GIBERT
602468b956 Work in progress on ASM 2015-09-16 22:48:59 +02:00
Rémy GIBERT
7c787a2c6c Fixed MemMgr Bugs preventing TCPIP stack working properly 2015-09-13 22:35:07 +02:00
Rémy GIBERT
3c12891610 2015-09-11 20:48:12 +02:00
Rémy GIBERT
3e60ff3064 Modified 800K SRC disk now bootable, some work in progress... 2015-08-05 22:38:05 +02:00
Rémy GIBERT
11591911b9 Complete Rewrite #3 : many new bugs... 2015-06-03 20:30:57 +02:00