Apple-2-SW/Applecorn
1
0
Fork 0
mirror of https://github.com/bobbimanners/Applecorn.git synced 2025-02-08 15:30:41 +00:00
Code Issues Projects Releases Wiki Activity

Increase EAUXMOS1 (end of staging area) - Thanks JGH!

Browse Source
This commit is contained in:
Bobbi Webber-Manners 2021-08-19 13:50:59 -04:00
parent 3f17b42dc4
commit 8f35f76d62
2 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
applecorn.po
View File

Binary file not shown.

4
applecorn.s
View File

@ -55,7 +55,7 @@ AUXADDR EQU $8000
* Address in aux memory where the MOS shim is located * Address in aux memory where the MOS shim is located
AUXMOS1 EQU $2000 ; Temp staging area in Aux AUXMOS1 EQU $2000 ; Temp staging area in Aux
EAUXMOS1 EQU $3000 ; End of staging area EAUXMOS1 EQU $4000 ; End of staging area
AUXMOS EQU $D000 ; Final location in aux LC AUXMOS EQU $D000 ; Final location in aux LC
* Called by code running in main mem to invoke a * Called by code running in main mem to invoke a
@ -94,6 +94,7 @@ XF2MAIN MAC
EOM EOM
* Macro called on re-entry to aux memory * Macro called on re-entry to aux memory
* Careful: This enables IRQ - not for use in ISR
ENTAUX MAC ENTAUX MAC
LDX $0101 ; Recover alt SP LDX $0101 ; Recover alt SP
TXS TXS
@ -105,6 +106,7 @@ ENTAUX MAC
EOM EOM
* Macro called on re-entry to main memory * Macro called on re-entry to main memory
* Careful: This enables IRQ - not for use in ISR
ENTMAIN MAC ENTMAIN MAC
TXS ; Main SP already in X TXS ; Main SP already in X
LDX $C081 ; Bank in ROM LDX $C081 ; Bank in ROM