Apple-2-SW/Applecorn
1
0
Fork 0
mirror of https://github.com/bobbimanners/Applecorn.git synced 2025-01-16 01:31:08 +00:00
Code Issues Projects Releases Wiki Activity

Added .gitignore. Removed commented out code.

Browse Source
This commit is contained in:
Bobbi Webber-Manners 2023-01-16 19:07:18 -05:00
parent 1acfcb8a42
commit b32903a7e0
2 changed files with 1 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.gitignore vendored Normal file
View File

@ -0,0 +1 @@
auxmem.vers.s

12
auxmem.shr.s
View File

@ -199,8 +199,6 @@ SHRPRCH320RET >>> ENTAUX
RTS
SHRPRCH320V4 TXA
* PHP ; Disable interrupts
* SEI
CLC ; 65816 native mode
XCE
REP #$30 ; 16 bit M & X
@ -284,7 +282,6 @@ SHRPRCH320V4 TXA
SEC ; Back to emulation mode
XCE
MX %11 ; Tell Merlin
* PLP ; Normal service resumed
RTS
@ -301,8 +298,6 @@ SHRPRCH640 SEC
* (Returns via SHRPRCH320RET)
SHRPRCH640V4 TXA
* PHP ; Disable interrupts
* SEI
CLC ; 65816 native mode
XCE
REP #$30 ; 16 bit M & X
@ -361,7 +356,6 @@ SHRPRCH640V4 TXA
SEC ; Back to emulation mode
XCE
MX %11 ; Tell Merlin
* PLP ; Normal service resumed
RTS
@ -416,8 +410,6 @@ SHRSCR1LINE PHY
PHX
STA VDUADDR+1 ; Screen line -> MSB
STZ VDUADDR+0 ; Zero LSB
* PHP ; Disable interrupts
* SEI
CLC ; Enter native mode
XCE
PHB ; Preserve data bank
@ -479,7 +471,6 @@ SHRSCR1LINE PHY
:DONE PLB ; Recover data bank
SEC ; Back to emulation mode
XCE
* PLP ; Recover flags + regs
PLX
PLY
RTS
@ -491,8 +482,6 @@ SHRRSCR1LINE PHY
PHX
STA VDUADDR+1 ; Screen line -> MSB
STZ VDUADDR+0 ; Zero LSB
* PHP ; Disable interrupts
* SEI
CLC ; Enter native mode
XCE
PHB ; Preserve data bank
@ -554,7 +543,6 @@ SHRRSCR1LINE PHY
:DONE PLB ; Recover data bank
SEC ; Back to emulation mode
XCE
* PLP ; Recover flags + regs
PLX
PLY
RTS