Apple-2-SW/Applecorn
1
0
Fork 0
mirror of https://github.com/bobbimanners/Applecorn.git synced 2025-01-08 23:31:13 +00:00
Code Issues Projects Releases Wiki Activity

First hack at SHRCVTCOORD. Finessed edit cursor handling in SHR.

Browse Source
This commit is contained in:
Bobbi Webber-Manners 2022-12-29 15:06:17 -05:00
parent 047890c480
commit bb0c610494
2 changed files with 49 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
applecorn.po
View File

Binary file not shown.

55
auxmem.shr.s
View File

@ -254,10 +254,10 @@ SHRCHAR640 PHY ; Preserve Y
* Write character to SHR screen * Write character to SHR screen
* On entry: A - character to write * On entry: A - character to write
SHRPRCHAR CMP #128 ; Check char in range SHRPRCHAR CMP CURSORED ; Edit cursor?
BCC :INRANGE BNE :NOTEDIT
LDA #127 ; If not, use block char LDA #127 ; If so, use block char
:INRANGE LDX VDUPIXELS ; Pixels per byte :NOTEDIT LDX VDUPIXELS ; Pixels per byte
CPX #$02 ; 2 is 320-mode (MODE 1) CPX #$02 ; 2 is 320-mode (MODE 1)
BNE :S1 BNE :S1
JMP SHRPRCH320 JMP SHRPRCH320
@ -832,11 +832,54 @@ SHRPALCUSTOM PHA ; Preserve GB components
* Convert high-resolution screen coordinates * Convert high-resolution screen coordinates
* from 1280x1024 to 620x200 or 320x200 * from 1280x1024 to 620x200 or 320x200
SHRCOORD * TODO: Move to mainmem
* X-coordinate in VDUQ+5,+6 1280/2=640, 1280/4=320 SHRCOORD PHP ; Disable interrupts
SEI
CLC ; 65816 native mode
XCE
REP #$30 ; 16 bit M & X
MX %00 ; Tell Merlin
* X-coordinate in VDUQ+5,+6 MODE0:1280/2=640 or MODE1:1280/4=320
LDA VDUPIXELS ; Pixels per byte
AND #$00FF
CMP #$02 ; 2 is 320-mode (MODE 1)
BNE :MODE0
LDA VDUQ+5
LSR ; /2
LSR ; /4
STA ZP1 ; TODO: Store somewhere sensible
BRA :Y
:MODE0 LDA VDUQ+5
LSR ; /2
STA ZP1 ; TODO: Store somewhere sensible
* Y-coordinate in VDUQ+7,+8 1024*3/16=192, 1024/128=8, 192+8=200 * Y-coordinate in VDUQ+7,+8 1024*3/16=192, 1024/128=8, 192+8=200
:Y LDA VDUQ+7
ASL ; *2
CLC
ADC VDUQ+7 ; *3
LSR ; *3/2
LSR ; *3/4
LSR ; *3/8
LSR ; *3/16
STA ZP1 ; (ZP1 and ZP2)
LDA VDUQ+7
LSR ; /2
LSR ; /4
LSR ; /8
LSR ; /16
LSR ; /32
LSR ; /64
LSR ; /128
CLC
ADC ZP1 ; Result
STA ZP1 ; TODO: Store somewhere sensible
SEC ; Back to emulation mode
XCE
MX %11 ; Tell Merlin
PLP ; Normal service resumed
RTS RTS