2016-12-15 01:16:55 +00:00
;;; Apple II Language Card audit routines
;;; Copyright © 2016 Zellyn Hunter <zellyn@gmail.com>
! zone langcard {
2017-01-06 02:47:49 +00:00
LANGCARDTESTS
2017-01-18 02:44:31 +00:00
lda # 0
sta LCRESULT
2016-12-15 01:16:55 +00:00
lda MEMORY
cmp # 49
2017-01-18 02:44:31 +00:00
bcs LANGCARDTESTS_NO_CHECK
2016-12-15 01:16:55 +00:00
+ print
! text "48K:SKIPPING LANGUAGE CARD TEST" , $ 8 D
+ printed
2017-01-18 02:44:31 +00:00
sec
2017-01-06 02:47:49 +00:00
rts
2017-01-18 02:44:31 +00:00
LANGCARDTESTS_NO_CHECK:
+ print
! text "TESTING LANGUAGE CARD" , $ 8 D
+ printed
2016-12-15 01:16:55 +00:00
;; Setup - store differing values in bank first and second banked areas.
2017-01-18 02:44:31 +00:00
lda $ C08B ; Read and write bank 1
2016-12-15 01:16:55 +00:00
lda $ C08B
2016-12-21 02:26:49 +00:00
lda # $ 11
2016-12-18 01:49:28 +00:00
sta $ D17B ; $D17B is $53 in Apple II/plus/e/enhanced
2016-12-15 01:16:55 +00:00
cmp $ D17B
beq +
2017-01-17 03:45:29 +00:00
+ prerr $ 0004 ;; E0004: We tried to put the language card into read bank 1, write bank 1, but failed to write.
2016-12-15 01:16:55 +00:00
! text "CANNOT WRITE TO LC BANK 1 RAM"
+ prerred
2017-01-18 02:44:31 +00:00
sec
2017-01-06 02:47:49 +00:00
rts
2016-12-21 02:26:49 +00:00
lda # $ 33
2016-12-15 01:16:55 +00:00
+ sta $ FE1F ; FE1F is $60 in Apple II/plus/e/enhanced
cmp $ FE1F
2016-12-22 01:26:22 +00:00
beq .dotest
2017-01-17 03:45:29 +00:00
+ prerr $ 0005 ;; E0005: We tried to put the language card into read RAM, write RAM, but failed to write.
2016-12-15 01:16:55 +00:00
! text "CANNOT WRITE TO LC RAM"
+ prerred
2017-01-18 02:44:31 +00:00
sec
2017-01-06 02:47:49 +00:00
rts
2016-12-18 01:49:28 +00:00
+ lda $ C083 ; Read and write bank 2
2016-12-15 01:16:55 +00:00
lda $ C083
2016-12-21 02:26:49 +00:00
lda # $ 22
2016-12-15 01:16:55 +00:00
sta $ D17B
cmp $ D17B
beq +
2017-01-17 03:45:29 +00:00
+ prerr $ 0006 ;; E0006: We tried to put the language card into read bank 2, write bank 2, but failed to write.
2016-12-15 01:16:55 +00:00
! text "CANNOT WRITE TO LC BANK 2 RAM"
+ prerred
2017-01-18 02:44:31 +00:00
sec
2017-01-06 02:47:49 +00:00
rts
2016-12-15 03:57:37 +00:00
2016-12-18 03:06:15 +00:00
;; Parameterized tests
2016-12-22 01:26:22 +00:00
.dotest lda # < .tests
2016-12-18 03:06:15 +00:00
sta 0
lda # > .tests
sta 1
.outer
;; Initialize to known state:
2016-12-21 02:26:49 +00:00
;; - $11 in $D17B bank 1 (ROM: $53)
;; - $22 in $D17B bank 2 (ROM: $53)
;; - $33 in $FE1F (ROM: $60)
2016-12-18 03:06:15 +00:00
lda $ C08B ; Read and write bank 1
lda $ C08B
2016-12-21 02:26:49 +00:00
lda # $ 11
2016-12-18 03:06:15 +00:00
sta $ D17B
2016-12-21 02:26:49 +00:00
lda # $ 33
2016-12-18 03:06:15 +00:00
sta $ FE1F
lda $ C083 ; Read and write bank 2
lda $ C083
2016-12-21 02:26:49 +00:00
lda # $ 22
2016-12-18 03:06:15 +00:00
sta $ D17B
lda $ C080
ldy # 0
.inner
lda ( $ 0 ), y
cmp # $ ff
beq .test
tax
bmi +
2016-12-20 04:55:00 +00:00
ora # $ 80
sta .lda + 1
.lda lda $ C000
2016-12-18 03:06:15 +00:00
jmp ++
2016-12-20 04:55:00 +00:00
+ sta .sta + 1
.sta sta $ C000
2016-12-18 03:06:15 +00:00
+ + iny
bne .inner
.test ;; ... test the triple
inc $ D17B
inc $ FE1F
iny
;; y now points to d17b-current,fe1f-current,bank1,bank2,fe1f-ram test quintiple
;; Test current $D17B
lda ( 0 ), y
cmp $ D17B
beq +
lda $ D17B
pha
jsr .printseq
+ print
! text "$D17B TO CONTAIN $"
+ printed
lda ( 0 ), y
jsr PRBYTE
+ print
! text ", GOT $"
+ printed
pla
jsr PRBYTE
lda # $ 8 D
jsr COUT
2016-12-18 03:19:22 +00:00
jmp .datatesturl
2017-01-10 02:41:06 +00:00
2016-12-18 03:06:15 +00:00
+ iny
;; Test current $FE1F
lda ( 0 ), y
cmp $ FE1F
beq +
lda $ FE1F
pha
jsr .printseq
+ print
! text "$FE1F=$"
+ printed
lda ( 0 ), y
jsr PRBYTE
+ print
! text ", GOT $"
+ printed
pla
jsr PRBYTE
lda # $ 8 D
jsr COUT
2016-12-18 03:19:22 +00:00
jmp .datatesturl
2017-01-10 02:41:06 +00:00
2016-12-18 03:06:15 +00:00
+ iny
;; Test bank 1 $D17B
lda $ C088
lda ( 0 ), y
cmp $ D17B
beq +
lda $ D17B
pha
jsr .printseq
+ print
! text "$D17B IN RAM BANK 1 TO CONTAIN $"
+ printed
lda ( 0 ), y
jsr PRBYTE
+ print
! text ", GOT $"
+ printed
pla
jsr PRBYTE
lda # $ 8 D
jsr COUT
2016-12-18 03:19:22 +00:00
jmp .datatesturl
2017-01-10 02:41:06 +00:00
2016-12-18 03:06:15 +00:00
+ iny
;; Test bank 2 $D17B
lda $ C080
lda ( 0 ), y
cmp $ D17B
beq +
lda $ D17B
pha
jsr .printseq
+ print
! text "$D17B IN RAM BANK 2 TO CONTAIN $"
+ printed
lda ( 0 ), y
jsr PRBYTE
+ print
! text ", GOT $"
+ printed
pla
jsr PRBYTE
lda # $ 8 D
jsr COUT
2016-12-18 03:19:22 +00:00
jmp .datatesturl
2016-12-18 03:06:15 +00:00
+ iny
;; Test RAM $FE1F
lda $ C080
lda ( 0 ), y
cmp $ FE1F
beq +
lda $ FE1F
pha
jsr .printseq
+ print
! text "RAM $FE1F=$"
+ printed
lda ( 0 ), y
jsr PRBYTE
+ print
! text ", GOT $"
+ printed
pla
jsr PRBYTE
lda # $ 8 D
jsr COUT
2016-12-18 03:19:22 +00:00
jmp .datatesturl
2016-12-18 03:06:15 +00:00
+ iny
lda ( $ 0 ), y ; Done with the parameterized tests?
cmp # $ ff
2016-12-22 01:26:22 +00:00
bne +
jmp .over
+ clc
2016-12-18 03:06:15 +00:00
tya
adc $ 0
sta $ 0
bcc +
inc $ 1
+ jmp .outer
2016-12-18 03:19:22 +00:00
.datatesturl
2017-01-17 03:45:29 +00:00
+ prerr $ 0007 ;; E0007: This is a data-driven test of Language Card operation. We initialize $D17B in RAM bank 1 to $11, $D17B in RAM bank 2 to $22, and $FE1F in RAM to $33. Then, we perform a testdata-driven sequence of LDA and STA to the $C08X range. Finally we (try to) increment $D17B and $FE1F. Then we test (a) the current live value in $D17B, (b) the current live value in $FE1F, (c) the RAM bank 1 value of $D17B, (d) the RAM bank 2 value of $D17B, and (e) the RAM value of $FE1F, to see whether they match expected values. $D17B is usually $53 in ROM, and $FE1F is usally $60. For more information on the operation of the language card soft-switches, see Understanding the Apple IIe, by James Fielding Sather, Pg 5-24.
2016-12-18 03:19:22 +00:00
! text "DATA-DRIVEN TEST FAILED"
+ prerred
2017-01-18 02:44:31 +00:00
sec
2017-01-06 02:47:49 +00:00
rts
2017-01-10 02:41:06 +00:00
2016-12-18 03:06:15 +00:00
.printseq
tya
pha
+ print
! text "AFTER SEQUENCE OF:" , $ 8 D , "LDA $C080" , $ 8 D
+ printed
ldy # $ 0
- lda ( $ 0 ), y
cmp # $ ff
beq +++
tax
bmi +
lda # 'L'
jsr COUT
lda # 'D'
bne ++
+ lda # 'S'
jsr COUT
lda # 'T'
+ + jsr COUT
+ print
! text "A $C0"
+ printed
txa
ora # $ 80
jsr PRBYTE
lda # $ 8 D
jsr COUT
iny
bne -
+ + +
+ print
! text "INC $D17B" , $ 8 D , "INC $FE1F" , $ 8 D , "EXPECTED "
+ printed
pla
tay
rts
2016-12-18 03:19:22 +00:00
.tests
;; Format:
;; - $ff-terminated list of C0XX addresses (0-F to read C08X, 80-8F to write C0XX).
;; - quint: expected current $d17b and fe1f, then d17b in bank1, d17b in bank 2, and fe1f
2016-12-20 04:55:00 +00:00
;; (All sequences start with lda $C080, just to reset things to a known state.)
2016-12-21 02:26:49 +00:00
! byte $ 08 , $ ff ; Read $C088 (RAM read, write protected)
! byte $ 11 , $ 33 , $ 11 , $ 22 , $ 33 ;
2016-12-22 01:26:22 +00:00
! byte $ 00 , $ ff ; Read $C080 (read bank 2, write disabled)
! byte $ 22 , $ 33 , $ 11 , $ 22 , $ 33 ;
! byte $ 01 , $ ff ; Read $C081 (ROM read, write disabled)
! byte $ 53 , $ 60 , $ 11 , $ 22 , $ 33 ;
! byte $ 01 , $ 09 , $ ff ; Read $C081, $C089 (ROM read, bank 1 write)
! byte $ 53 , $ 60 , $ 54 , $ 22 , $ 61 ;
2016-12-21 02:26:49 +00:00
! byte $ 01 , $ 01 , $ ff ; Read $C081, $C081 (read ROM, write RAM bank 2)
! byte $ 53 , $ 60 , $ 11 , $ 54 , $ 61 ;
2016-12-22 01:26:22 +00:00
! byte $ 0b , $ ff ; Read $C08B (read RAM bank 1, no write)
! byte $ 11 , $ 33 , $ 11 , $ 22 , $ 33 ;
! byte $ 03 , $ ff ; Read $C083 (read RAM bank 2, no write)
! byte $ 22 , $ 33 , $ 11 , $ 22 , $ 33 ;
2016-12-21 02:26:49 +00:00
! byte $ 0b , $ 0b , $ ff ; Read $C08B, $C08B (read/write RAM bank 1)
! byte $ 12 , $ 34 , $ 12 , $ 22 , $ 34 ;
2017-01-06 02:47:49 +00:00
! byte $ 0 f , $ 07 , $ ff ; Read $C08F, $C087 (read/write RAM bank 2)
! byte $ 23 , $ 34 , $ 11 , $ 23 , $ 34 ;
2016-12-21 02:26:49 +00:00
! byte $ 07 , $ 0 D , $ ff ; Read $C087, read $C08D (read ROM, write bank 1)
! byte $ 53 , $ 60 , $ 54 , $ 22 , $ 61 ;
! byte $ 0b , $ 8 b , $ 0b , $ ff ; Read $C08B, write $C08B, read $C08B (read RAM bank 1, no write)
! byte $ 11 , $ 33 , $ 11 , $ 22 , $ 33 ; (this one is tricky: reset WRTCOUNT by writing halfway)
2016-12-18 03:19:22 +00:00
! byte $ ff
nop ; Provide clean break after data when viewing disassembly
nop
2016-12-18 03:06:15 +00:00
.over
2016-12-18 01:49:28 +00:00
2016-12-15 01:16:55 +00:00
;; Success
+ print
! text "LANGUAGE CARD TESTS SUCCEEDED" , $ 8 D
+ printed
2017-01-18 02:44:31 +00:00
lda # 1
sta LCRESULT
clc
2017-01-06 02:47:49 +00:00
rts
2017-01-18 02:44:31 +00:00
} ;langcard