Apple-2-SW/apple2_softswitch
1
0
Fork 0
mirror of https://github.com/Michaelangel007/apple2_softswitch.git synced 2024-12-27 16:31:39 +00:00
Code Issues Projects Releases Wiki Activity

Remove cruft from test.lc

Browse Source
This commit is contained in:
Michaelangel007 2017-11-10 11:36:29 -08:00
parent ac30c8c15a
commit 580146c54a
3 changed files with 9 additions and 45 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
Makefile Normal file
View File

@ -0,0 +1,5 @@
all: test.lc
test.lc: test.lc.s
merlin32 $<

BIN
test.lc
View File

Binary file not shown.

49
test.lc.s
View File

@ -1,3 +1,5 @@
; https://github.com/Michaelangel007/apple2_softswitch
;
; What happens to HIGH RAM on Set ALTZP $C009? ; What happens to HIGH RAM on Set ALTZP $C009?
; Init 0. ; Init 0.
; Aux LC RAM = 'A' ; Aux LC RAM = 'A'
@ -7,26 +9,12 @@
; Test 3. n/a LC ROM ; Test 3. n/a LC ROM
; ==================== ; ====================
STORE80 = $C000
RDMAINRAM = $C002
RDCARDRAM = $C003
WRMAINRAM = $C004
WRCARDRAM = $C005
SETSTDZP = $C008 SETSTDZP = $C008
SETALTZP = $C009 SETALTZP = $C009
ROMIN2 = $C082 ROMIN2 = $C082
LCBANK2 = $C083 ; Must be LOAD x2 LCBANK2 = $C083 ; Must be LOAD x2
MOV_SRC = $003C ; A1L
MOV_END = $003E ; A2L
MOV_DST = $0042 ; A4L
AUXMOVE = $C311 ; C=0 Aux->Main, C=1 Main->Aux
MOVE = $FE2C ; Main<->Main, *MUST* set Y=0 prior!
; We want an address in ROM that has a printable byte 'R' = $92 ; We want an address in ROM that has a printable byte 'R' = $92
;across all ROM versions ;across all ROM versions
; ;
@ -49,37 +37,9 @@ OUT_3 = $482
ORG $300 ; Yes, on the stack ORG $300 ; Yes, on the stack
__LEN = __END - __MAIN
__MAIN __MAIN
STA STORE80 ; Allow RD*RAM and WR*RAM to work
; 22 bytes
; LDA #0
; LDX #<__END
; LDY #>__MAIN
; STA MOV_SRC+0
; STX MOV_END+0
; STA MOV_DST+0
; STY MOV_SRC+1
; STY MOV_END+1
; STY MOV_DST+1
; SEC ; C=1 Main->Aux
; JSR AUXMOVE
; 17 bytes
LDX #<__END
STA RDMAINRAM
STA WRCARDRAM
Copy2Aux
LDA __MAIN,X
STA __MAIN,X
DEX
BNE Copy2Aux ; off-by-one bug but is OK
STA ROMIN2 ; bank LC ROM STA ROMIN2 ; bank LC ROM
LDA TEST LDA TEST
STA WRMAINRAM
STA SAVE_R ; save original ROM $E000 STA SAVE_R ; save original ROM $E000
LDA LCBANK2 ; Enable LC RAM read LDA LCBANK2 ; Enable LC RAM read
@ -111,7 +71,7 @@ SaveE000
; Test 3 = n/a LC ROM ; Test 3 = n/a LC ROM
STA ROMIN2 STA ROMIN2
STA SETALTZP ; moment of truth - won't matter if STD or ALT STA SETALTZP ; moment of truth - won't matter if STDZP or ALTZP
LDY TEST ; should be ROM LDY TEST ; should be ROM
STY OUT_3 STY OUT_3
@ -121,12 +81,11 @@ LoadE000
LDX SAVE_A LDX SAVE_A
LDY SAVE_M LDY SAVE_M
; STA TESTALTZP ; OPTIMIZATION: set above
STX TEST ; restore CARD $E000 STX TEST ; restore CARD $E000
STA SETSTDZP STA SETSTDZP
STY TEST ; restore MAIN $E000 STY TEST ; restore MAIN $E000
STA ROMIN2 ; ROM STA ROMIN2 ; ROM
STA STORE80+1 ;
RTS RTS
__END