dos33fsprogs/kfest2018/raster.s

1085 lines
24 KiB
ArmAsm

; Kansasfest18 HackFest Entry
; by deater (Vince Weaver) <vince@deater.net>
; Zero Page
FRAMEBUFFER = $00 ; $00 - $0F
YPOS = $10
YPOS_SIN = $11
FRAME = $60
BLARGH = $69
MB_VALUE = $91
MB_ADDRL = $93
MB_ADDRH = $94
MBASE = $97
MBOFFSET = $98
DRAW_PAGE = $EE
CURRENT_OFFSET = $EF
OFFSET_GOVERNOR = $F0
; Soft Switches
SET_GR = $C050 ; Enable graphics
FULLGR = $C052 ; Full screen, no text
PAGE0 = $C054 ; Page0
PAGE1 = $C055 ; Page1
LORES = $C056 ; Enable LORES graphics
; ROM routines
TEXT = $FB36 ;; Set text mode
HOME = $FC58 ;; Clear the text screen
WAIT = $FCA8 ;; delay 1/2(26+27A+5A^2) us
;===================
; init screen
jsr TEXT
jsr HOME
;===================
; init vars
lda #0
sta DRAW_PAGE
sta CURRENT_OFFSET
sta OFFSET_GOVERNOR
sta MBOFFSET
lda #>music
sta MBASE
;==========================
; setup mockingboard
jsr mockingboard_init
; Clear Page0
lda #$00
sta DRAW_PAGE
jsr clear_gr
; draw border line
lda #$55
ldy #38
jsr hline
; Clear Page1
lda #$4
sta DRAW_PAGE
lda #$0
jsr clear_gr
; draw some green lines for character
lda #$44
ldy #28
jsr clear_page_loop
; draw border line
; lda #$55
; ldy #38
; jsr hline
;==================
; Draw Blue Border on screen
;==================
; F -> 7 -> 6 -> 2
lda #$0
sta DRAW_PAGE
lda #$6f
ldy #0
jsr hline
lda #$72
ldy #38
jsr hline
lda #$4
sta DRAW_PAGE
lda #$27
ldy #0
jsr hline
lda #$f6
ldy #38
jsr hline
;=====================================
; Print the apple logos plus vmw logos
;=====================================
ldy #$a8
ldx #0
data_loop2:
lda words,Y
sta $450,X
lda words2,Y
sta $4d0,X
lda words3,Y
sta $850,X
lda words4,Y
sta $8d0,X
iny
inx
cpx #40
bne data_loop2
; NOTE: proper vapor_lock code that handles most corner cases
; was written later. The code included below fails sometimes
; but that's all I had time for at kfest
; jsr vapor_lock
;=====================================================
; attempt vapor lock
; by reading the "floating bus" we can see most recently
; written value of the display
; we look for $55 (which is the grey line)
;=====================================================
; See:
; Have an Apple Split by Bob Bishop
; Softalk, October 1982
; Challenges: each scan line scans 40 bytes.
; The blanking happens at the *beginning*
; So 65 bytes are scanned, starting at adress of the line - 25
; the scan takes 8 cycles, look for 4 repeats of the value
; to avoid false positive found if the horiz blanking is mirroring
; the line (max 3 repeats in that case)
vapor_lock_loop: ; first make sure we have all zeroes
LDA #$00
zxloop:
LDX #$04
wiloop:
CMP $C051
BNE zxloop
DEX
BNE wiloop
LDA #$72 ; now look for our border color (4 times)
zloop:
LDX #$04
qloop:
CMP $C051
BNE zloop
DEX
BNE qloop
; found first line of low-res grey, need to kill time
; until we can enter at top of screen
; so we want roughly 10 lines * 4 = 40*65 = 2600+4550-65
; +4550 - 65 (for the scanline we missed) = 7085 - 12 = 7073
; GR part
bit LORES ; 4
bit SET_GR ; 4
bit FULLGR ; 4
; want 7073
; Try X=26 Y=52 cycles=7073
lda #0 ; 2
lda #0 ; 2
ldy #52 ; 2
loopA:
ldx #26 ; 2
loopB:
dex ; 2
bne loopB ; 2nt/3
dey ; 2
bne loopA ; 2nt/3
jmp display_loop
.align $100
;================================================
; Display Loop
;================================================
; each scan line 65 cycles
; 1 cycle each byte (40cycles) + 25 for horizontal
; Total of 12480 cycles to draw screen
; Vertical blank = 4550 cycles (70 scan lines)
; Total of 17030 cycles to get back to where was
; We want to alternate between page1 and page2 every 65 cycles
; vblank = 4550 cycles to do scrolling
; 2 + 48*( (4+2+25*(2+3)) + (4+2+23*(2+3)+4+5)) + 9)
; 48*[(6+125)-1] + [(6+115+10)-1]
display_loop:
ldy #48 ; 2
outer_loop:
bit PAGE0 ; 4
ldx #25 ; 130 cycles with PAGE0 ; 2
page0_loop: ; delay 126+bit
dex ; 2
bne page0_loop ; 2/3
bit PAGE1 ; 4
ldx #23 ; 130 cycles with PAGE1 ; 2
page1_loop: ; delay 115+(7 loop)+4 (bit)+4(extra)
dex ; 2
bne page1_loop ; 2/3
nop ; 2
lda DRAW_PAGE ; 3
dey ; 2
bne outer_loop ; 2/3
;======================================================
; We have 4550 cycles in the vblank, use them wisely
;======================================================
; scroll_the_text should be 4550+1 -2 - 13 -13 = 4523
; rasterbars should be 4550+1 -2 - 13 -18 = 4518
; do_nothing should be 4550+1 -2 - 13 -19 = 4517
inc OFFSET_GOVERNOR ; 5
lda OFFSET_GOVERNOR ; 3
and #$7 ; 2
sta OFFSET_GOVERNOR ; 3
;===========
; 13
cmp #$5 ; 2
bne not_scroll
; 2
jsr scroll_the_text ; 6
jmp display_loop ; 3
not_scroll:
; 5
and #$1 ; 2
bne we_should_do_nothing
; 2
jsr rasterbars ; 6
jmp display_loop ; 3
we_should_do_nothing:
; 10
jsr do_nothing ; 6
jmp display_loop ; 3
;==================================
; HLINE
;==================================
; Color in A
; Y has which line
hline:
pha ; 3
ldx gr_offsets,y ; 4+
stx hline_loop+1 ; 4
lda gr_offsets+1,y ; 4+
clc ; 2
adc DRAW_PAGE ; 3
sta hline_loop+2 ; 4
pla ; 4
ldx #39 ; 2
hline_loop:
sta $5d0,X ; 38 ; 5
dex ; 2
bpl hline_loop ; 2nt/3
rts ; 6
;==========================
; Clear gr screen
;==========================
; Color in A
clear_gr:
ldy #46
clear_page_loop:
jsr hline
dey
dey
bpl clear_page_loop
rts
;============================
; Scroll the text
;============================
; we have 4523 to work with
; we are off by two, why?
scroll_the_text:
; delay 2708 (4525 -1817 for scroll)
; Try X=107 Y=5 cycles=2706 R2
; waste 2 cycles
nop ; 2
ldy #5 ; 2
loop5:
ldx #107 ; 2
loop6:
dex ; 2
bne loop6 ; 2nt/3
dey ; 2
bne loop5 ; 2nt/3
;================================
; SCROLL THE TEXT
;================================
; 5+ 40*(36 + 9) + 6 + 6
; 17+40*(45) = 1817
ldy CURRENT_OFFSET ; 3
ldx #0 ; 2
data_loop:
lda words,Y ; 4+
sta $6d0,X ; 5
lda words2,Y ; 4+
sta $750,X ; 5
lda words3,Y ; 4+
sta $ad0,X ; 5
lda words4,Y ; 4+
sta $b50,X ; 5
iny ; 2
inx ; 2
cpx #40 ; 2
bne data_loop ; 2nt/3
inc CURRENT_OFFSET ; 6
rts ; 6
;=================================
; do nothing
;=================================
; and take 4517-6 = 4511 cycles to do it
do_nothing:
; Try X=7 Y=110 cycles=4511
ldy #110 ; 2
loop1:
ldx #7 ; 2
loop2:
dex ; 2
bne loop2 ; 2nt/3
dey ; 2
bne loop1 ; 2nt/3
rts ; 6
.align $100
;============================
; Rasterbars
;============================
; we have 4518-6 = 4512 to work with
rasterbars:
; delay 31 (4512, -3725 draw_rasterbars
; - 147 clear - 93 set_rasterbar - 516
; Try X=8 Y=35 cycles=1611
; Try X=3 Y=26 cycles=547
; Try X=4 Y=2 cycles=53 R2
; Try X=4 Y=1 cycles=27 R4
nop
nop
ldy #1 ; 2
loop3:
ldx #4 ; 2
loop4:
dex ; 2
bne loop4 ; 2nt/3
dey ; 2
bne loop3 ; 2nt/3
;==================
; Clear Framebuffer
;==================
; 4 + 16*9 - 1 = 147
lda #0 ; 2
ldx #15 ; 2
clear_fb_loop:
sta FRAMEBUFFER,X ; 4
dex ; 2
bpl clear_fb_loop ; 2nt/3
;==================
; Set Rasterbar
;==================
; 16 + 52 + 18 = 86 +7 = 93
ldx YPOS ; get YPOS ; 3
lda sine_table,X ; 4+
sta YPOS_SIN ; 3
and #$fc ; mask off bottom 2 bits ; 2
lsr ; X = (YPOS / 4)*2 skip odd ; 2
tax ; 2
lda YPOS_SIN; get bottom 2 bits 0..3 ; 3
and #$3 ; use to decide which pattern to use ; 2
cmp #$0 ; 2
; zero_rasterbar = 42 (add 10)
; one_rasterbar = 46 (add 6)
; two_rasterbar = 50 (add 2)
; three_rasterbar = 52
beq zero_rasterbar
; 2
cmp #$1 ; 2
beq one_rasterbar
; 2
cmp #$2 ; 2
beq two_rasterbar
; 2
bne three_rasterbar
zero_rasterbar:
; 3
lda #$b1 ; 2
sta FRAMEBUFFER,X ; 4
lda #$f3 ; 2
sta FRAMEBUFFER+1,X ; 4
lda #$1b ; 2
sta FRAMEBUFFER+2,X ; 4
lda #$03 ; 2
sta FRAMEBUFFER+3,X ; 4
lda #$00 ; 2
sta FRAMEBUFFER+4,X ; 4
lda #$00 ; 2
sta FRAMEBUFFER+5,X ; 4
nop
nop
nop
nop
nop
jmp done_draw_rasterbar ; 3
;===========
; 42
one_rasterbar:
; 4+3
lda #$30 ; 2
sta FRAMEBUFFER,X ; 4
lda #$b1 ; 2
sta FRAMEBUFFER+1,X ; 4
lda #$3f ; 2
sta FRAMEBUFFER+2,X ; 4
lda #$1b ; 2
sta FRAMEBUFFER+3,X ; 4
lda #$00 ; 2
sta FRAMEBUFFER+4,X ; 4
lda #$00 ; 2
sta FRAMEBUFFER+5,X ; 4
nop
nop
nop
jmp done_draw_rasterbar ; 3
;==========
; 46
two_rasterbar:
; 8+3
lda #$10 ; 2
sta FRAMEBUFFER,X ; 4
lda #$30 ; 2
sta FRAMEBUFFER+1,X ; 4
lda #$bb ; 2
sta FRAMEBUFFER+2,X ; 4
lda #$3f ; 2
sta FRAMEBUFFER+3,X ; 4
lda #$01 ; 2
sta FRAMEBUFFER+4,X ; 4
lda #$00 ; 2
sta FRAMEBUFFER+5,X ; 4
nop
jmp done_draw_rasterbar ; 3
;==========
; 50
three_rasterbar:
; 10+3
lda #$00 ; 2
sta FRAMEBUFFER,X ; 4
lda #$10 ; 2
sta FRAMEBUFFER+1,X ; 4
lda #$f3 ; 2
sta FRAMEBUFFER+2,X ; 4
lda #$bb ; 2
sta FRAMEBUFFER+3,X ; 4
lda #$03 ; 2
sta FRAMEBUFFER+4,X ; 4
lda #$01 ; 2
sta FRAMEBUFFER+5,X ; 4
jmp done_draw_rasterbar ; 3
;==========
; 52
done_draw_rasterbar:
; movement = 7 + 5 + 3 +3 = 18
ldx YPOS ; 3
inx ; 2
cpx #32 ; 2
;===========
; 7
beq raster_bottom
; 2
jmp raster_move_done ; 3
;==========
; 5
raster_bottom:
; 3
ldx #0 ; 2
;===========
; 5
raster_move_done:
stx YPOS ; 3
jmp draw_rasterbars ; 3
.align $100
;==================
; Draw Rasterbars
;==================
draw_rasterbars:
; don't count the rts at end
; 2 + YSIZE*[(8*16) + 5] - 1
; 2 + (28*133) - 1
; 3725 cycles
ldx #27 ; 2
raster_loop2:
lda FRAMEBUFFER ; 3
sta $606,X ; 5
lda FRAMEBUFFER+2 ; 3
sta $686,X ; 5
lda FRAMEBUFFER+4 ; 3
sta $706,X ; 5
lda FRAMEBUFFER+6 ; 3
sta $786,X ; 5
lda FRAMEBUFFER+8 ; 3
sta $42E,X ; 5
lda FRAMEBUFFER+10 ; 3
sta $4aE,X ; 5
lda FRAMEBUFFER+12 ; 3
sta $52E,X ; 5
lda FRAMEBUFFER+14 ; 3
sta $5aE,X ; 5
lda FRAMEBUFFER+1
sta $A06,X
lda FRAMEBUFFER+3
sta $A86,X
lda FRAMEBUFFER+5
sta $B06,X
lda FRAMEBUFFER+7
sta $B86,X
lda FRAMEBUFFER+9
sta $82e,X
lda FRAMEBUFFER+11
sta $8ae,X
lda FRAMEBUFFER+13
sta $92e,X
lda FRAMEBUFFER+15
sta $9ae,X
dex ; 2
bpl raster_loop2 ; 2nt/3
all_done:
;=========================
; play mockingboard
;=========================
; 11+ 84*5 + 10*4 + 21 = 492
; + 24 for loop = 516
lda MBASE ; 3
sta MB_ADDRH ; 3
lda #0 ; 2
sta MB_ADDRL ; 3
;=============
; 11
ldx #0 ; 2
ldy MBOFFSET ; 3
lda (MB_ADDRL),Y ; 5
sta MB_VALUE ; 3
jsr write_ay_both ; 6+65
;===============
; 84
clc ; 2
lda #4 ; 2
adc MB_ADDRH ; 3
sta MB_ADDRH ; 3
;==============
; 10
ldx #2
ldy MBOFFSET
lda (MB_ADDRL),Y
sta MB_VALUE
jsr write_ay_both
clc
lda #4
adc MB_ADDRH
sta MB_ADDRH
ldx #3
ldy MBOFFSET
lda (MB_ADDRL),y
sta MB_VALUE
jsr write_ay_both
clc
lda #4
adc MB_ADDRH
sta MB_ADDRH
ldx #8
ldy MBOFFSET
lda (MB_ADDRL),y
sta MB_VALUE
jsr write_ay_both
clc
lda #4
adc MB_ADDRH
sta MB_ADDRH
ldx #9
ldy MBOFFSET
lda (MB_ADDRL),y
sta MB_VALUE
jsr write_ay_both
lda FRAME ; 3
lda #1 ; 2
clc ; 2
adc MBOFFSET ; 3
sta MBOFFSET ; 3
lda MBASE ; 3
adc #0 ; 2
sta MBASE ; 3
;=============
; 21
; 2=2 not loop
; 2+7+3= 12 = last page
; 2+7+15=24 = loop
; Loop mushc
cmp #>music+3 ; 2
bne waste_7 ;
; 2
lda MBOFFSET ; 3
cmp #$90 ; 2
bne waste_12 ;
; 2
lda #>music ; 2 ; loop to 0:90
sta MBASE ; 3
lda #$90 ; 2
sta MBOFFSET ; 3
jmp not_ready_to_loop ; 3
waste_7:
lda #0 ; 2
inc BLARGH ; 5
waste_12:
; 3
lda #0 ; 2
inc BLARGH ; 5
inc BLARGH ; 5
not_ready_to_loop:
rts ; 6
.align $100
words:
; H E L L O
.byte $D1,$00,$D1,$00, $D1,$01,$00, $D1,$00,$00, $D1,$00,$00, $D0,$01,$D0,$00, $00, $00
; K F E S T
.byte $D1,$00,$D1,$00, $D1,$01,$00, $D1,$01,$00, $D1,$D1,$00, $01,$D1,$01,$00
; 1 8 . . .
.byte $00,$D1,$00, $D0,$01,$D0,$00, $00,$00,$00, $00,$00,$00, $00,$00,$00, $00,$00
; H A V E
.byte $D1,$00,$D1,$00, $D0,$01,$D0,$00, $D1,$00,$D1,$00, $D1,$01,$00, $00,$00
; Y O U
.byte $D1,$00,$D1,$00, $D0,$01,$D0,$00, $D1,$00,$D1,$00, $00,$00
; E V E R
.byte $D1,$01,$00, $D1,$00,$D1,$00, $D1,$01,$00, $D1,$01,$D1,$00, $00,$00
; S E E N
.byte $D1,$D1,$00, $D1,$01,$00, $D1,$01,$00, $D1,$00,$D0,$D1,$00, $00,$00
; 4 0 x
.byte $D1,$00,$D1,$00, $D0,$01,$D0,$00, $D0,$00,$D0,$00
; 9 6
.byte $D1,$01,$D1,$00, $D1,$01,$01,$00, $00,$00
; L O -
.byte $D1,$00,$00, $D0,$01,$D0,$00, $0,$0,$0,$0
; R E S
.byte $D1,$01,$D1,$00, $D1,$01,$00, $D1,$D1,$00
; ?
.byte $01,$01,$D1,$00, $01,$01,$D1,$00
; Apple
.byte $0,$0,$00,$C0,$C0,$CC,$C0,$00,$0,$0
; VMW Logo
.byte $0,$0,$11,$11,$11,$11,$11,$44, $22,$22,$22,$22,$22,$44, $22,$22,$22,$22,$22,$00
; Apple
.byte $0,$0,$0,$00,$C0,$C0,$CC,$C0,$0,$0
.byte $0,$0,$0,$0,$0,$0,$0,$0,$0
; A ] [
.byte $99,$09,$99,$00, $09,$99,$00, $99,$09,$00,$00
; infinity
.byte $90,$D0,$D0,$90,$D0,$D0,$90,$00
.repeat 20
.byte $0
.endrep
words2:
.byte $24,$04,$24,$00, $24,$20,$00, $24,$20,$00, $24,$20,$00, $04,$20,$04,$00, $00,$00
.byte $24,$04,$20,$00, $24,$00,$00, $24,$20,$00, $20,$24,$00, $00,$24,$00,$00
.byte $00,$24,$00, $04,$20,$04,$00, $20,$20,$00, $20,$20,$00, $20,$20,$00, $00,$00
.byte $24,$04,$24,$00, $24,$00,$24,$00, $04,$20,$04,$00, $24,$20,$00, $00,$00
.byte $00,$24,$00,$00, $04,$20,$04,$00, $24,$20,$24,$00, $00,$00
.byte $24,$20,$00, $04,$20,$04,$00, $24,$20,$00, $24,$04,$20,$00, $00,$00
.byte $20,$24,$00, $24,$20,$00, $24,$20,$00, $24,$00,$00,$24,$00, $00,$00
.byte $00,$00,$24,$00, $04,$20,$04,$00, $00,$04,$00,$00
.byte $00,$00,$24,$00, $24,$20,$24,$00, $00,$00
.byte $24,$20,$00, $04,$20,$04,$00, $04,$04,$04,$0
.byte $24,$04,$20,$00, $24,$20,$00, $20,$24,$00
.byte $00,$20,$00,$00, $00,$20,$00,$00
.byte $0,$0,$29,$29,$29,$29,$20,$00,$0,$0
.byte $0,$0,$00,$01,$11,$41,$44,$44, $44,$42,$22,$42,$44,$44, $44,$42,$22,$02,$00,$00
.byte $0,$0,$0,$29,$29,$29,$29,$20,$0,$0
.byte $0,$0,$0,$0,$0,$0,$0,$0,$0
.byte $d9,$00,$d9,$00, $d0,$d9,$00, $d9,$d0,$00,$00
.byte $0D,$09,$09,$0D,$09,$09,$0D,$00
.repeat 20
.byte $0
.endrep
words3:
.byte $C9,$C0,$C9,$00, $C9,$C0,$00, $C9,$00,$00, $C9,$00,$00, $C9,$00,$C9,$00, $00,$00
.byte $C9,$C0,$09,$00, $C9,$C0,$00, $C9,$C0,$00, $C9,$C0,$00, $00,$C9,$00,$00
.byte $09,$C9,$00, $09,$C0,$09,$00, $00,$00,$00, $00,$00,$00, $00,$00,$00, $00,$00
.byte $C9,$C0,$C9,$00, $C9,$C0,$C9,$00, $C9,$00,$C9,$00, $C9,$C0,$00, $00,$00
.byte $09,$C0,$09,$00, $c9,$00,$c9,$00, $C9,$00,$C9,$00, $00,$00
.byte $C9,$C0,$00, $C9,$00,$C9,$00, $C9,$C0,$00, $C9,$C0,$C9,$00, $00,$00
.byte $C9,$C0,$00, $C9,$C0,$00, $C9,$C0,$00, $C9,$09,$00,$C9,$00, $00,$00
.byte $C9,$C0,$C9,$00, $C9,$00,$C9,$00, $00,$C0,$00,$00
.byte $C9,$C0,$C9,$00, $C9,$C0,$C0,$00, $00,$00
.byte $C9,$00,$00, $C9,$00,$C9,$00, $C0,$C0,$C0,$0
.byte $C9,$C0,$C9,$00, $C9,$C0,$00, $C9,$C0,$00
.byte $09,$C0,$C9,$00, $09,$C0,$C9,$00
.byte $0,$0,$D0,$D0,$DC,$D0,$00,$0,$0,$0
.byte $0,$0,$01,$11,$11,$11,$41,$44, $42,$22,$22,$22,$42,$44, $42,$22,$22,$22,$02,$00
.byte $0,$0,$0,$D0,$D0,$DC,$D0,$00,$0,$0
.byte $0,$0,$0,$0,$0,$0,$0,$0,$0
.byte $99,$9D,$99,$00, $0d,$99,$00, $99,$0d,$00,$00
.byte $90,$09,$09,$90,$09,$09,$90,$00
.repeat 20
.byte $0
.endrep
words4:
.byte $06,$00,$06,$00, $06,$00,$00, $06,$00,$00, $06,$00,$00, $06,$00,$06,$00, $00,$00
.byte $06,$00,$06,$00, $06,$00,$00, $06,$00,$00, $00,$06,$00, $00,$06,$00,$00
.byte $00,$06,$00, $06,$00,$06,$00, $06,$06,$00, $06,$06,$00, $06,$06,$00, $00,$00
.byte $06,$00,$06,$00, $06,$00,$06,$00, $00,$06,$00,$00, $06,$00,$00, $00,$00
.byte $00,$06,$00,$00, $06,$00,$06,$00, $06,$00,$06,$00, $00,$00
.byte $06,$00,$00, $00,$06,$00,$00, $06,$00,$00, $06,$00,$06,$00, $00,$00
.byte $00,$06,$00, $06,$00,$00, $06,$00,$00, $06,$00,$00,$06,$00, $00,$00
.byte $00,$00,$06,$00, $06,$00,$06,$00, $06,$00,$06,$00
.byte $00,$00,$06,$00, $06,$00,$06,$00, $00,$00
.byte $06,$00,$00, $06,$00,$06,$00, $0,$0,$0,$0
.byte $06,$00,$06,$00, $06,$00,$00, $00,$04,$00
.byte $00,$06,$00,$00, $00,$06,$00,$00
.byte $0,$0,$01,$61,$61,$61,$01,$00,$0,$0
.byte $0,$0,$00,$01,$11,$41,$44,$44, $44,$42,$22,$42,$44,$44, $44,$42,$22,$02,$00,$00
.byte $0,$0,$0,$01,$61,$61,$61,$01,$0,$0
.byte $0,$0,$0,$0,$0,$0,$0,$0,$0
.byte $09,$00,$09,$00, $09,$09,$00, $09,$09,$00,$00
.byte $00,$0D,$0D,$00,$0D,$0D,$00,$00
.repeat 20
.byte $0
.endrep
; Apple
;.byte $0,$0,$00,$C0,$C0,$CC,$C0,$0
;.byte $0,$0,$29,$29,$29,$29,$20,$0
;.byte $0,$0,$D0,$D0,$DC,$D0,$00,$0
;.byte $0,$0,$01,$61,$61,$61,$01,$0
; VMW Logo
;.byte $0,$0,$11,$11,$11,$11,$11,$44, $22,$22,$22,$22,$22,$44, $22,$22,$22,$22,$22,$00
;.byte $0,$0,$00,$01,$11,$41,$44,$44, $44,$42,$22,$42,$44,$44, $44,$42,$22,$02,$00,$00
;.byte $0,$0,$01,$11,$11,$11,$41,$44, $42,$22,$22,$22,$42,$44, $42,$22,$22,$22,$02,$00
;.byte $0,$0,$00,$01,$11,$41,$44,$44, $44,$42,$22,$42,$44,$44, $44,$42,$22,$02,$00,$00
gr_offsets:
.word $400,$480,$500,$580,$600,$680,$700,$780
.word $428,$4a8,$528,$5a8,$628,$6a8,$728,$7a8
.word $450,$4d0,$550,$5d0,$650,$6d0,$750,$7d0
sine_table:
.byte 12 ; 12.000000 0
.byte 14 ; 14.145992 1
.byte 16 ; 16.209514 2
.byte 18 ; 18.111268 3
.byte 20 ; 19.778169 4
.byte 21 ; 21.146161 5
.byte 22 ; 22.162671 6
.byte 23 ; 22.788636 7
.byte 23 ; 23.000000 8
.byte 23 ; 22.788641 9
.byte 22 ; 22.162682 10
.byte 21 ; 21.146177 11
.byte 20 ; 19.778190 12
.byte 18 ; 18.111292 13
.byte 16 ; 16.209541 14
.byte 14 ; 14.146020 15
.byte 12 ; 12.000029 16
.byte 10 ; 9.854037 17
.byte 8 ; 7.790513 18
.byte 6 ; 5.888756 19
.byte 4 ; 4.221851 20
.byte 3 ; 2.853856 21
.byte 2 ; 1.837341 22
.byte 1 ; 1.211370 23
.byte 1 ; 1.000000 24
.byte 1 ; 1.211353 25
.byte 2 ; 1.837307 26
.byte 3 ; 2.853807 27
.byte 4 ; 4.221789 28
.byte 6 ; 5.888683 29
.byte 8 ; 7.790432 30
.byte 10 ; 9.853951 31
.align $100
music:
.incbin "muda.tfv"
; ZP addresses
; left channel
MOCK_6522_1_ORB = $C400 ; 6522 #1 port b data
MOCK_6522_1_ORA = $C401 ; 6522 #1 port a data
MOCK_6522_1_DDRB = $C402 ; 6522 #1 data direction port B
MOCK_6522_1_DDRA = $C403 ; 6522 #1 data direction port A
MOCK_6522_1_T1C_L = $C404 ; 6522 #1 Low-order counter
MOCK_6522_1_T1C_H = $C405 ; 6522 #1 High-order counter
MOCK_6522_1_T1L_L = $C406 ; 6522 #1 Low-order latch
MOCK_6522_1_T1L_H = $C407 ; 6522 #1 High-order latch
MOCK_6522_1_T2C_L = $C408 ; 6522 #1 Timer2 Low-order Latch/Counter
MOCK_6522_1_T2C_H = $C409 ; 6522 #1 Timer2 High-order Latch/Counter
MOCK_6522_1_SR = $C40A ; 6522 #1 Shift Register
MOCK_6522_1_ACR = $C40B ; 6522 #1 Auxiliary Control Register
MOCK_6522_1_PCR = $C40C ; 6522 #1 Peripheral Control Register
MOCK_6522_1_IFR = $C40D ; 6522 #1 Interrupt Flag Register
MOCK_6522_1_IER = $C40E ; 6522 #1 Interrupt Enable Register
MOCK_6522_1_ORAN = $C40F ; 6522 #1 port a data, no handshake
; right channel
MOCK_6522_2_ORB = $C480 ; 6522 #2 port b data
MOCK_6522_2_ORA = $C481 ; 6522 #2 port a data
MOCK_6522_2_DDRB = $C482 ; 6522 #2 data direction port B
MOCK_6522_2_DDRA = $C483 ; 6522 #2 data direction port A
MOCK_6522_2_T1C_L = $C484 ; 6522 #2 Low-order counter
MOCK_6522_2_T1C_H = $C485 ; 6522 #2 High-order counter
MOCK_6522_2_T1L_L = $C486 ; 6522 #2 Low-order latch
MOCK_6522_2_T1L_H = $C487 ; 6522 #2 High-order latch
MOCK_6522_2_T2C_L = $C488 ; 6522 #2 Timer2 Low-order Latch/Counter
MOCK_6522_2_T2C_H = $C489 ; 6522 #2 Timer2 High-order Latch/Counter
MOCK_6522_2_SR = $C48A ; 6522 #2 Shift Register
MOCK_6522_2_ACR = $C48B ; 6522 #2 Auxiliary Control Register
MOCK_6522_2_PCR = $C48C ; 6522 #2 Peripheral Control Register
MOCK_6522_2_IFR = $C48D ; 6522 #2 Interrupt Flag Register
MOCK_6522_2_IER = $C48E ; 6522 #2 Interrupt Enable Register
MOCK_6522_2_ORAN = $C48F ; 6522 #2 port a data, no handshake
; AY-3-8910 commands on port B
; RESET BDIR BC1
MOCK_AY_RESET = $0 ; 0 0 0
MOCK_AY_INACTIVE = $4 ; 1 0 0
MOCK_AY_READ = $5 ; 1 0 1
MOCK_AY_WRITE = $6 ; 1 1 0
MOCK_AY_LATCH_ADDR = $7 ; 1 1 1
;========================
; Mockingboard Init
;========================
; Initialize the 6522s
; set the data direction for all pins of PortA/PortB to be output
mockingboard_init:
lda #$ff ; all 8 pins output (1), portA
sta MOCK_6522_1_DDRA
sta MOCK_6522_2_DDRA
; only 3 pins output (1), port B
lda #$7
sta MOCK_6522_1_DDRB
sta MOCK_6522_2_DDRB
reset_ay_both:
;======================
; Reset Left AY-3-8910
;======================
reset_ay_left:
lda #MOCK_AY_RESET
sta MOCK_6522_1_ORB
lda #MOCK_AY_INACTIVE
sta MOCK_6522_1_ORB
; AY-3-8913: Wait 5 us
nop
nop
nop
nop
nop
;======================
; Reset Right AY-3-8910
;======================
reset_ay_right:
lda #MOCK_AY_RESET
sta MOCK_6522_2_ORB
lda #MOCK_AY_INACTIVE
sta MOCK_6522_2_ORB
; AY-3-8913: Wait 5 us
nop
nop
nop
nop
nop
;=========================
; Setup initial conditions
;=========================
; 7: ENABLE
ldx #7
lda #$38 ; noise disabled, ABC enabled
sta MB_VALUE
jsr write_ay_both
rts
;=========================================
; Write Right/Left to save value AY-3-8910
;=========================================
; register in X
; value in MB_VALUE
write_ay_both:
; address
stx MOCK_6522_1_ORA ; put address on PA1 ; 4
stx MOCK_6522_2_ORA ; put address on PA2 ; 4
lda #MOCK_AY_LATCH_ADDR ; latch_address on PB1 ; 2
sta MOCK_6522_1_ORB ; latch_address on PB1 ; 4
sta MOCK_6522_2_ORB ; latch_address on PB2 ; 4
lda #MOCK_AY_INACTIVE ; go inactive ; 2
sta MOCK_6522_1_ORB ; 4
sta MOCK_6522_2_ORB ; 4
;===========
; 28
; value
lda MB_VALUE ; 3
sta MOCK_6522_1_ORA ; put value on PA1 ; 4
sta MOCK_6522_2_ORA ; put value on PA2 ; 4
lda #MOCK_AY_WRITE ; ; 2
sta MOCK_6522_1_ORB ; write on PB1 ; 4
sta MOCK_6522_2_ORB ; write on PB2 ; 4
lda #MOCK_AY_INACTIVE ; go inactive ; 2
sta MOCK_6522_1_ORB ; 4
sta MOCK_6522_2_ORB ; 4
;===========
; 31
rts ; 6
;===========
; 65
; added post kfest18
;.include "vapor_lock.s"
;.include "delay_a.s"