2022-09-19 16:09:56 +00:00
|
|
|
import io.kotest.core.spec.style.FunSpec
|
|
|
|
import io.kotest.matchers.shouldBe
|
|
|
|
import prog8.code.core.*
|
|
|
|
import prog8.code.target.VMTarget
|
2022-09-19 17:41:43 +00:00
|
|
|
import prog8.codegen.intermediate.IRPeepholeOptimizer
|
2022-09-19 16:09:56 +00:00
|
|
|
import prog8.intermediate.*
|
|
|
|
|
|
|
|
class TestIRPeepholeOpt: FunSpec({
|
2022-10-06 22:34:56 +00:00
|
|
|
fun makeIRProgram(chunks: List<IRCodeChunkBase>): IRProgram {
|
2022-10-25 21:51:22 +00:00
|
|
|
require(chunks.first().label=="main.start")
|
2022-09-19 16:09:56 +00:00
|
|
|
val block = IRBlock("main", null, IRBlock.BlockAlignment.NONE, Position.DUMMY)
|
|
|
|
val sub = IRSubroutine("main.start", emptyList(), null, Position.DUMMY)
|
2022-10-06 22:34:56 +00:00
|
|
|
chunks.forEach { sub += it }
|
2022-09-19 16:09:56 +00:00
|
|
|
block += sub
|
|
|
|
val target = VMTarget()
|
|
|
|
val options = CompilationOptions(
|
|
|
|
OutputType.RAW,
|
|
|
|
CbmPrgLauncherType.NONE,
|
|
|
|
ZeropageType.DONTUSE,
|
|
|
|
emptyList(),
|
|
|
|
floats = false,
|
|
|
|
noSysInit = true,
|
|
|
|
compTarget = target,
|
|
|
|
loadAddress = target.machine.PROGRAM_LOAD_ADDRESS
|
|
|
|
)
|
2022-09-25 15:14:44 +00:00
|
|
|
val prog = IRProgram("test", IRSymbolTable(null), options, target)
|
2022-09-19 16:09:56 +00:00
|
|
|
prog.addBlock(block)
|
2022-10-23 15:29:03 +00:00
|
|
|
prog.linkChunks()
|
2022-10-16 16:30:14 +00:00
|
|
|
prog.validate()
|
2022-09-19 16:09:56 +00:00
|
|
|
return prog
|
|
|
|
}
|
|
|
|
|
2022-10-06 22:34:56 +00:00
|
|
|
fun makeIRProgram(instructions: List<IRInstruction>): IRProgram {
|
2022-11-02 21:12:42 +00:00
|
|
|
val chunk = IRCodeChunk("main.start", null)
|
2022-10-06 22:34:56 +00:00
|
|
|
instructions.forEach { chunk += it }
|
|
|
|
return makeIRProgram(listOf(chunk))
|
|
|
|
}
|
|
|
|
|
2022-11-22 01:04:24 +00:00
|
|
|
fun IRProgram.chunks(): List<IRCodeChunkBase> = this.blocks.flatMap { it.children.filterIsInstance<IRSubroutine>() }.flatMap { it.chunks }
|
2022-09-19 16:09:56 +00:00
|
|
|
|
|
|
|
test("remove nops") {
|
|
|
|
val irProg = makeIRProgram(listOf(
|
2022-10-16 16:30:14 +00:00
|
|
|
IRInstruction(Opcode.LOAD, IRDataType.BYTE, reg1=1, value=42),
|
2022-09-26 17:46:44 +00:00
|
|
|
IRInstruction(Opcode.NOP),
|
|
|
|
IRInstruction(Opcode.NOP)
|
2022-09-19 16:09:56 +00:00
|
|
|
))
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 3
|
2022-09-19 16:09:56 +00:00
|
|
|
val opt = IRPeepholeOptimizer(irProg)
|
|
|
|
opt.optimize()
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 1
|
2022-09-19 16:09:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
test("remove jmp to label below") {
|
2022-11-02 21:12:42 +00:00
|
|
|
val c1 = IRCodeChunk("main.start", null)
|
2022-10-25 21:51:22 +00:00
|
|
|
c1 += IRInstruction(Opcode.JUMP, labelSymbol = "label") // removed, but chunk stays because of label
|
2022-11-02 21:12:42 +00:00
|
|
|
val c2 = IRCodeChunk("label", null)
|
2022-10-25 21:51:22 +00:00
|
|
|
c2 += IRInstruction(Opcode.JUMP, labelSymbol = "label2") // removed, but chunk stays because of label
|
2022-10-06 22:34:56 +00:00
|
|
|
c2 += IRInstruction(Opcode.NOP) // removed
|
2022-11-02 21:12:42 +00:00
|
|
|
val c3 = IRCodeChunk("label2", null)
|
2022-10-06 22:34:56 +00:00
|
|
|
c3 += IRInstruction(Opcode.JUMP, labelSymbol = "label3")
|
|
|
|
c3 += IRInstruction(Opcode.INC, IRDataType.BYTE, reg1=1)
|
2022-11-02 21:12:42 +00:00
|
|
|
val c4 = IRCodeChunk("label3", null)
|
2022-10-06 22:34:56 +00:00
|
|
|
val irProg = makeIRProgram(listOf(c1, c2, c3, c4))
|
|
|
|
|
|
|
|
irProg.chunks().size shouldBe 4
|
|
|
|
irProg.chunks().flatMap { it.instructions }.size shouldBe 5
|
2022-09-19 16:09:56 +00:00
|
|
|
val opt = IRPeepholeOptimizer(irProg)
|
|
|
|
opt.optimize()
|
2022-10-25 21:51:22 +00:00
|
|
|
irProg.chunks().size shouldBe 4
|
|
|
|
irProg.chunks()[0].label shouldBe "main.start"
|
|
|
|
irProg.chunks()[1].label shouldBe "label"
|
|
|
|
irProg.chunks()[2].label shouldBe "label2"
|
|
|
|
irProg.chunks()[3].label shouldBe "label3"
|
|
|
|
irProg.chunks()[0].isEmpty() shouldBe true
|
|
|
|
irProg.chunks()[1].isEmpty() shouldBe true
|
|
|
|
irProg.chunks()[2].isEmpty() shouldBe false
|
|
|
|
irProg.chunks()[3].isEmpty() shouldBe true
|
2022-10-06 22:34:56 +00:00
|
|
|
val instr = irProg.chunks().flatMap { it.instructions }
|
|
|
|
instr.size shouldBe 2
|
|
|
|
instr[0].opcode shouldBe Opcode.JUMP
|
|
|
|
instr[1].opcode shouldBe Opcode.INC
|
2022-09-19 16:09:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
test("remove double sec/clc") {
|
|
|
|
val irProg = makeIRProgram(listOf(
|
2022-09-26 17:46:44 +00:00
|
|
|
IRInstruction(Opcode.SEC),
|
|
|
|
IRInstruction(Opcode.SEC),
|
|
|
|
IRInstruction(Opcode.SEC),
|
|
|
|
IRInstruction(Opcode.CLC),
|
|
|
|
IRInstruction(Opcode.CLC),
|
|
|
|
IRInstruction(Opcode.CLC)
|
2022-09-19 16:09:56 +00:00
|
|
|
))
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 6
|
2022-09-19 16:09:56 +00:00
|
|
|
val opt = IRPeepholeOptimizer(irProg)
|
|
|
|
opt.optimize()
|
2022-10-06 22:34:56 +00:00
|
|
|
val instr = irProg.chunks().single().instructions
|
|
|
|
instr.size shouldBe 1
|
|
|
|
instr[0].opcode shouldBe Opcode.CLC
|
2022-09-19 16:09:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
test("push followed by pop") {
|
|
|
|
val irProg = makeIRProgram(listOf(
|
2022-09-30 13:27:03 +00:00
|
|
|
IRInstruction(Opcode.PUSH, IRDataType.BYTE, reg1=42),
|
|
|
|
IRInstruction(Opcode.POP, IRDataType.BYTE, reg1=42),
|
|
|
|
IRInstruction(Opcode.PUSH, IRDataType.BYTE, reg1=99),
|
|
|
|
IRInstruction(Opcode.POP, IRDataType.BYTE, reg1=222)
|
2022-09-19 16:09:56 +00:00
|
|
|
))
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 4
|
2022-09-19 16:09:56 +00:00
|
|
|
val opt = IRPeepholeOptimizer(irProg)
|
|
|
|
opt.optimize()
|
2022-10-06 22:34:56 +00:00
|
|
|
val instr = irProg.chunks().single().instructions
|
|
|
|
instr.size shouldBe 1
|
|
|
|
instr[0].opcode shouldBe Opcode.LOADR
|
|
|
|
instr[0].reg1 shouldBe 222
|
|
|
|
instr[0].reg2 shouldBe 99
|
2022-09-19 16:09:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
test("remove useless div/mul, add/sub") {
|
|
|
|
val irProg = makeIRProgram(listOf(
|
2022-09-30 13:27:03 +00:00
|
|
|
IRInstruction(Opcode.DIV, IRDataType.BYTE, reg1=42, value = 1),
|
|
|
|
IRInstruction(Opcode.DIVS, IRDataType.BYTE, reg1=42, value = 1),
|
|
|
|
IRInstruction(Opcode.MUL, IRDataType.BYTE, reg1=42, value = 1),
|
|
|
|
IRInstruction(Opcode.MOD, IRDataType.BYTE, reg1=42, value = 1),
|
|
|
|
IRInstruction(Opcode.DIV, IRDataType.BYTE, reg1=42, value = 2),
|
|
|
|
IRInstruction(Opcode.DIVS, IRDataType.BYTE, reg1=42, value = 2),
|
|
|
|
IRInstruction(Opcode.MUL, IRDataType.BYTE, reg1=42, value = 2),
|
|
|
|
IRInstruction(Opcode.MOD, IRDataType.BYTE, reg1=42, value = 2),
|
|
|
|
IRInstruction(Opcode.ADD, IRDataType.BYTE, reg1=42, value = 0),
|
|
|
|
IRInstruction(Opcode.SUB, IRDataType.BYTE, reg1=42, value = 0)
|
2022-09-19 16:09:56 +00:00
|
|
|
))
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 10
|
2022-09-19 16:09:56 +00:00
|
|
|
val opt = IRPeepholeOptimizer(irProg)
|
|
|
|
opt.optimize()
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 4
|
2022-09-19 16:09:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
test("replace add/sub 1 by inc/dec") {
|
|
|
|
val irProg = makeIRProgram(listOf(
|
2022-09-30 13:27:03 +00:00
|
|
|
IRInstruction(Opcode.ADD, IRDataType.BYTE, reg1=42, value = 1),
|
|
|
|
IRInstruction(Opcode.SUB, IRDataType.BYTE, reg1=42, value = 1)
|
2022-09-19 16:09:56 +00:00
|
|
|
))
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 2
|
2022-09-19 16:09:56 +00:00
|
|
|
val opt = IRPeepholeOptimizer(irProg)
|
|
|
|
opt.optimize()
|
2022-10-06 22:34:56 +00:00
|
|
|
val instr = irProg.chunks().single().instructions
|
|
|
|
instr.size shouldBe 2
|
|
|
|
instr[0].opcode shouldBe Opcode.INC
|
|
|
|
instr[1].opcode shouldBe Opcode.DEC
|
2022-09-19 16:09:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
test("remove useless and/or/xor") {
|
|
|
|
val irProg = makeIRProgram(listOf(
|
2022-09-30 13:27:03 +00:00
|
|
|
IRInstruction(Opcode.AND, IRDataType.BYTE, reg1=42, value = 255),
|
|
|
|
IRInstruction(Opcode.AND, IRDataType.WORD, reg1=42, value = 65535),
|
|
|
|
IRInstruction(Opcode.OR, IRDataType.BYTE, reg1=42, value = 0),
|
|
|
|
IRInstruction(Opcode.XOR, IRDataType.BYTE, reg1=42, value = 0),
|
|
|
|
IRInstruction(Opcode.AND, IRDataType.BYTE, reg1=42, value = 200),
|
|
|
|
IRInstruction(Opcode.AND, IRDataType.WORD, reg1=42, value = 60000),
|
|
|
|
IRInstruction(Opcode.OR, IRDataType.BYTE, reg1=42, value = 1),
|
|
|
|
IRInstruction(Opcode.XOR, IRDataType.BYTE, reg1=42, value = 1)
|
2022-09-19 16:09:56 +00:00
|
|
|
))
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 8
|
2022-09-19 16:09:56 +00:00
|
|
|
val opt = IRPeepholeOptimizer(irProg)
|
|
|
|
opt.optimize()
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 4
|
2022-09-19 16:09:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
test("replace and/or/xor by constant number") {
|
|
|
|
val irProg = makeIRProgram(listOf(
|
2022-09-30 13:27:03 +00:00
|
|
|
IRInstruction(Opcode.AND, IRDataType.BYTE, reg1=42, value = 0),
|
|
|
|
IRInstruction(Opcode.AND, IRDataType.WORD, reg1=42, value = 0),
|
|
|
|
IRInstruction(Opcode.OR, IRDataType.BYTE, reg1=42, value = 255),
|
|
|
|
IRInstruction(Opcode.OR, IRDataType.WORD, reg1=42, value = 65535)
|
2022-09-19 16:09:56 +00:00
|
|
|
))
|
2022-10-06 22:34:56 +00:00
|
|
|
irProg.chunks().single().instructions.size shouldBe 4
|
2022-09-19 16:09:56 +00:00
|
|
|
val opt = IRPeepholeOptimizer(irProg)
|
|
|
|
opt.optimize()
|
2022-10-06 22:34:56 +00:00
|
|
|
val instr = irProg.chunks().single().instructions
|
|
|
|
instr.size shouldBe 4
|
|
|
|
instr[0].opcode shouldBe Opcode.LOAD
|
|
|
|
instr[1].opcode shouldBe Opcode.LOAD
|
|
|
|
instr[2].opcode shouldBe Opcode.LOAD
|
|
|
|
instr[3].opcode shouldBe Opcode.LOAD
|
|
|
|
instr[0].value shouldBe 0
|
|
|
|
instr[1].value shouldBe 0
|
|
|
|
instr[2].value shouldBe 255
|
|
|
|
instr[3].value shouldBe 65535
|
2022-09-19 16:09:56 +00:00
|
|
|
}
|
|
|
|
})
|