mirror of
https://github.com/irmen/prog8.git
synced 2026-04-21 02:16:41 +00:00
IR: fix various register type mismatches
This commit is contained in:
@@ -615,4 +615,19 @@ main {
|
||||
compileText(C64Target(), false, src, outputDir, writeAssembly = true) shouldNotBe null
|
||||
compileText(VMTarget(), false, src, outputDir, writeAssembly = true) shouldNotBe null
|
||||
}
|
||||
|
||||
test("word bitshift with byte operand") {
|
||||
val src="""
|
||||
main{
|
||||
sub start() {
|
||||
cx16.r0 >>= 4
|
||||
cx16.r1 <<= 4
|
||||
}
|
||||
}"""
|
||||
|
||||
compileText(C64Target(), false, src, outputDir) shouldNotBe null
|
||||
compileText(VMTarget(), false, src, outputDir) shouldNotBe null
|
||||
compileText(C64Target(), true, src, outputDir) shouldNotBe null
|
||||
compileText(VMTarget(), true, src, outputDir) shouldNotBe null
|
||||
}
|
||||
})
|
||||
Reference in New Issue
Block a user