mirror of
https://github.com/irmen/prog8.git
synced 2025-08-05 06:28:20 +00:00
generate 65c02 TSB/TRB instructions in certain cases
This commit is contained in:
@@ -91,7 +91,6 @@ Libraries:
|
||||
|
||||
Optimizations:
|
||||
|
||||
- For 65c02 targets: use trb and tsb instructions if possible (f.ex. generating ``lda cmask trb nvub`` for ``nvub &= ~cmask`` and ``lda cmask and fillm tsb nvub`` for ``nvub |= cmask & fillm``
|
||||
- VariableAllocator: can we think of a smarter strategy for allocating variables into zeropage, rather than first-come-first-served?
|
||||
for instance, vars used inside loops first, then loopvars, then uwords used as pointers, then the rest
|
||||
- various optimizers skip stuff if compTarget.name==VMTarget.NAME. Once 6502-codegen is done from IR code,
|
||||
|
Reference in New Issue
Block a user